# FOR BEFERENCE

101 V 3E

TIME MULTIPLEXED

VIDEO TRANSMISSION

by M. Güneş SAHİLLİOĞLU

Submitted to the Faculty of the School of Engineering in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE in ELECTRICAL ENGINEERING



BOĞAZİÇİ UNIVERSITY JUNE, 1981 THIS THESIS IS APPROVED BY:

PROF. DR. SABİH TANSAL

H.D.

PROF. DR. ADNAN ATAMAN

DOÇ. DR. YANİ SKARLATOS

yn Sharlet



75774 c.1

# CONTENTS

| PART | ONE .  | Intoduction and Block Diagrams   | Page | 1-6                        |
|------|--------|----------------------------------|------|----------------------------|
| PART | TWO .  | Circuit Descriptions and Charac- |      |                            |
|      | •      | teristics of the switches .      | Page | 7-43                       |
| PART | THREE. | Results and application areas .  | Page | 4 <b>3</b> 46 <sub>.</sub> |
| REFE | ENCES  |                                  | Page | 47.                        |

#### Part ONE

#### Introduction

I have always been attracted by the idea of multichannel and multidirectional information communication on the same path .

As an engineer working since two years in the TV domain, I wished to see how such a system can be applied to the television.

In the books concerning TV engineering time multiplexed video systems are not mentioned . Big companies producing professional TV equipment such as Bosh-Fernseh , Ampex , Thomson ,RCA did not include time multiplexers in their production list.

This Project provided me a good opportunity to work on the field of time multiplexing and to develop my knowledge about the different aspects of the system .

The principles of the time multiplexing are visible in the block diagrams of the sending and receiving ends .

The way I had to fallow is determined by technological  $\lim_{n \to \infty} tations$  and the restrictions coming from the performance of the devices .

1 a ) Functional description of the sending end .

This unit receives two different video signals and sends the multiplexed signal .

The inputs and the outputs of the system should be compatible with standart video cable impedance ( $75\Omega$ ) and insure a proper termination of the previous stages .

On the receiving end, the two video input amplifiers are arrenged to have good impedance matching. Input amplifiers provide a gain of 3-4 to compensate the attenuation of the cable and the insertion loss of the analog switch.

Analog switches are controlled by  $\beta_1$  and  $\beta_2$  control pulses. They have a phase differance of  $180^\circ$ . So the analog switches are switched ON and OF alternataly. When the analog switch 1 is ON, the second switch is OFF.

The ON resistance value of the switches varies from one to another . The amplifier of the channels present also small gain differences due to the tolerances of the elements . To compensate the differences balancing is necessary for each channel .

A second amplification stage is designed to compensate the inloss of the adder and output buffer . This stage preemphesizes high frequency side of the video spectrum to compensate the high frequency



side of the video spectrum to compensate the high frequency losses of the transmission cable between the sending end and the receiving end .

The output buffer consists of an emitter fallower wich matches. The output impedance to  $75 \Omega$  and clamps the black level of the out going video to 0 V. Double power supply (± 12V) is necessary for this stage

2 phase control voltage ( $V_c$ )  $\not{p}_1$  and  $\not{p}_2$  are generated by quartz controlled oscillator or by a H'/2 pulse generator which takes the horizontal pulse referance from the studio and halves the frequency to form  $\not{p}_1$  and  $\not{p}_2$ .

1 b ) Functional description of the receiving end .

The unit receives the multiplexed video signal and gives the two video signals after demultiplexing.

The incoming signal is applied to the input amplifier wich is similar to the input amplifier of the sending end . This amplifier feeds the analog switches .

The sampling pulses are formed by a circuit which regerates the sampling pulses  $\emptyset_1$  and  $\emptyset_2$  are again out of phase.

When H<sup>1</sup>/2 sampling is used (see H<sup>1</sup>/2 circuit description ) the sampling pulses are regenerated from the sync of the incoming signal or externally applied.

After proper timing, analog switch 1 is switched ON when the informations coming from the first channel of the sending end reach the output of the input amplifier.

The same sequences are valide for the operation of the second analog switch . The channels are again balanced after the switches The channel amplifier realizes the final amplification and the final frequency compensation around 3.5 - 4 MHz .

The last stage is a buffer to provide 1 V standart video on 75  $\Omega$  load with proper clamping. The circuits of the second channel are similar.



## SENDING ENI

#### Input Amplifier And Analog Switches

The main problem is to match the impedance of the incoming video line  $(75_{\Omega})$  to the circuits and to provide gain to compensate the insertion loss of the analog switches (A.S.). To have allow impedance at the input a grounded base configuration where the signal is applied to the emitter was preferred.

Base voltage  $V_B = I2 \times \frac{0,47}{3.77} = I,5 \vee V_E = I,5 - 0,6 = 0,9 \vee 3.77$ 

$$I_E = \frac{0.9}{82} = 0.011 \text{ A} = 11 \text{ mA}$$
  $h_{ie} = \frac{25}{11} = 2.26 \Omega$ 

 $\overline{R_p}$  = equivalent of base voltage divider

$$\overline{R_{B}} = \frac{3,3 \times 0,47}{3,77} = 0,412 \text{ k} = 412 \Omega$$

$$\overline{R_{B}} \text{ reflected to the emitter} = \frac{412}{150} = 2,$$

$$(h_{fe} = 150)$$

The diagram of the input amplifier is given in figure 4. The impedance that we see from A is  $2,74+2,26/(82=4,65 \Omega)$ So very low impedance is obtained . To insure a proper matching

150

74 2



a resistor of 86 is placed in series to the input of the circuit.



-Fig 4 . Input amplifier .

To keep the band width for video signal one generally sets the gain of each individual stage to value between I,5 and 4 (Ref I a ).

The elements fietermining the gain of this stage are shown in fig 6.



Voltage gain 
$$K_{V} = \frac{R_{c} \text{ equivalent}}{R_{e} \text{ equivalent}} = \frac{157}{53} \simeq 3$$

The amplified signal that we have at the output (collector of the transistor) has a DC component. To clamp the bottom of the sync to ground we use a simple clamping circuit (Ref 3 b) The "ON" resistance of the A.S. is about 300 Q. So ,

a, good matching is established from the collector of  $Q_{I}$  (330a) to the A.S. (300  $\Omega$ )

The output of the analog switche should be terminated with a resistor of I k  $\Omega$  for a proper operation of the switch. For loading resistors > I k  $\Omega$  the electrical charge accumulated in the switch during one period can not be discharged ( the output can not swing from the maximum positive value to the ground) I k  $\Omega$  is an optimum value for  $f_{=}8,3$  MHz (sampling frequency) in the technical sheet of I40I6 B the value of the optimum resistor was not specified.

5 k  $\Omega$  variable resistor (in paralel with I k  $\Omega$  load ) is for the compensation of the  $\Delta R_{on}$  resistance of the A.S. of each channel (see fig 22). The gain differance of the amplifiers due to the element tolerances is also balanced with the same resistor.

#### Sending End Channel Amplifiers And Output Buffer .

This board consists of two channel amplifiers for the samled video signals .

Each channel amplifier has two gain stages  $(T_1, T_2)$ .  $T_3$  is an emitter fallower. The signals coming from the amplifiers are added on the resistors and then applied to the base of  $T_4$ .

 $T_4$  is the output buffer .Because of the special form of the video signal , the variable resistor  $R_v$  is to be adjusted. in order to have the emitter of  $T_4$  exactly at ground potential. In this case the base potential of  $T_4$  is about 0,65V .)

Fig. 8 shows the components of one-line positive video signal.



Blanking level corresponds to zero volts , syncronisation pulse bottom to - 300 mV and maximum white level to+700 mV. Thus using  $T_A$  , proper clamping of the video signal is done.



The collector current of  $T_{I}$  is selected around I,6 mA. The base voltage is  $V_{B} = \frac{3,3}{22} \times II = I,435 V$ 

(Assuming that we have I V drop on the resistor  $R_{B}$  in series with the +I2 V supply line ) I2-I = I1 V = V cc

$$V_{E} = I_{,}435 - 0_{,}6=0_{,}835 \lor I_{E} = \frac{0_{,}835}{0_{,}47} = I_{,}77 \text{ mA}$$

$$V_{E} = 9,23+0,6=9,83 V \qquad I_{E} = \frac{11-9,83}{T_{2}} = 3,54 \text{ mA}$$

$$V_{C} = 3,54 \text{ xI} = 3,54 V \qquad I_{E} = \frac{(3,54-0,6) V}{T_{2}} = 3,58 \text{ mA}$$

$$T_{2} = \frac{(3,54-0,6) V}{(0,82) \text{ kg}} = 3,58 \text{ mA}$$

$$\frac{\sum I \simeq I_{E_{1}} + I_{E_{2}} + I_{E_{3}} = 8,89 \text{ mA}}{\frac{1}{8,89 \text{ 10}^{3}} \simeq 112 \Omega = R_{g}}$$

The gain of the first stage is :

$$K_{V_1} = \frac{1k / h_{fe2} \cdot (h_{1e2} + R_{E2})}{R_{E_1}} \qquad h_{fe2} = 150$$

$$h_{ie\overline{2}} = \frac{25}{3,58} = 7,0\overline{6}_{\Omega_1}$$

$$\frac{h_{fe2} \cdot (h_{ie2} + R_{E2}) = 150 \cdot (7,06 + 330) \ge 51}{1 \text{ k} / 51 \text{ k} = 0,98 \text{ kg}}$$

$$K_{V_{1}} = -\frac{0.99}{0.47} \simeq -2,085$$

$$\binom{K_{V_{2}}}{1} = -\frac{\frac{1}{2} \frac{1}{100} \frac{1}{100} + \frac{1}{100} + \frac{1}{100} + \frac{1}{100}}{\frac{1}{100}} + \frac{1}{100} +$$

Because of the trimmer capacitor shunting the emitter resistor of  $T_2$  (3300) the gain of  $T_2$  increases with frequency. The parallel equivalent of 3300 and this capacitor of 40 pF at 5 MHz is :

$$\frac{1}{12} = \frac{1}{90} = \frac{330}{10} = \frac{1}{10} = \frac{1}{10} = \frac{1}{40 \times 10^{-12} \times 2 \times 10^{-12}} = \frac{1}{200} = \frac{1}{1$$

220--705

for 
$$f = 5 MHz$$
 .

$$\begin{pmatrix} R_{\rm E} \\ T^2 \end{pmatrix}_{\rm equi} = \frac{3301795}{330+795}$$

$$\begin{pmatrix} K_{\rm V2} \\ 5\text{MHz} \end{pmatrix} = -\frac{0,992}{0,233} = -4,257$$

$$20 \log \frac{\left(\frac{K_{\rm V2}}{2}\right)}{5\text{MHz}} = 20 \log \frac{4,257}{3} = 3,106 \text{ dB} .$$

The timmer capacitor at the collector of  $T_2$  is used to compensate the loss of high frequency components of the video signal on the circuits and the cables .

The final stage transistor  $T_4$  has low output impedance . An additional resistor is placed in series with the load to realise good matching and to avoid reflections from the cable.

The inputs of the circuits are RC coupled . The time constant of the input circuit is selected in such a way that the largest pulses (vertical pulses ) are passed without distortion.

### X-tal Controlled Sampling Pulse Generator .

 $T_1$  is used as oscillator. The LC network placed at the collector of  $T_1$  is tuned to the frequency of the quartz cristal(x-tal) wich is placed on a feedback path from the collector to the base. At the frequency of the cristal the LC tank circuit has high impedance and the circuit of  $T_1$  provides high gain. Thus at the collector of  $T_1$  we obtain a sinusoidal oscillation at the X-tal frequency. This frequency is the sampling frequency. Due to the caracteristics of the analog switches f is selected as 8,3 MHz. In the resonnance frequency of the LC network is shifted from X-tal frequency then the amplitude of the oscillations is reduced.

C should be selected larger than the distributed capacitance of the inductors (otherwise it will not have any adjusting effect) C is selected around 300pF and the value of the equivalent induc -tance is :

$$L = \frac{1}{(8,3x10^6)^2 x 4x \| x^2 300 x 10^{-12}} = 1,22x10^{-6} H.$$

 $L = 1.22 \mu H$ .



The inductor is obtained with 20 turns of 0,1 mm wire on a magnetic core of 5 mm diameter .Secondary side consists of 8 turns of the same wire . So  $n = \frac{N_1}{N_2} = \frac{8}{20} = 0,4$ . They transfer ratio n is set to 0,4 to minimize the reflection of the capacitance and inductance of the secondary side and to reduce the influence of the second stage to the lc collector load .The loss of voltage due to low n is compensated by the gain of the second stage .

1000 resistor at the emitter provides negative feedback and decreases the output voltage but improves thermal stability .

 $T_2$  is used as a buffer amplifier . The LC circuit of the collector is again tuned at x-tal frequency .

The voltage of the collector of  $T_2$  is applied to a voltage divider (lk/4,7k) not to give more than 5V to the input of theTTL.  $C_6$  of 40 nF is for the DC isolation of  $T_2$  from the divider and is essentially short circuit at the frequency of the x-tal :

$$\frac{1}{0^{6}\omega} = \frac{1}{40 \times 10^{-9} \times 2 \times 10^{-8}} = 0,479$$

The signal is applied to the inverting gates of a TTL hex, inverter (H 7404) to obtain two clock pulses  $\beta_1$  and  $\beta_2$ . The characteristics of this IC are in Ref. 6.

The analog switches are controlled with  $\phi_1$  and  $\phi_2$ . The propagation delay time of the inverter is of the order of 10 ns.  $\phi_1$  is delayed in an inductor to obtain an exact phase difference of 180 °.

T<sub>3</sub> is a voltage regulator to supply +5V to the TTL dividing down the positive voltage (+12 V) of the board.

 $R_1$ ,  $R_2$ ,  $C_1$ ,  $C_4$ ,  $C_7$  form a network wich removes the ripples of the + supply and prevent RF contamination of the cir -1 cuits connected to the same power supply.

The details of the tuned. circuits are in Ref 4 .

Power Supply PS OI , PS O2

The analogy between the sending and receiving ends allowed us to use the same power supply for both sides . The voltages required for the operation are +12 V, -12 V .

The circuit should supply IOOmA to the + I2 V line and I5mA to the - I2 V line - I2v is used only for the emitter voltage of the final stage transistor .

Since +I2V supplies a large number of stages, the probabili lity of failure is higher ; a short circuit protection is added to the circuit .

A standart 4W; 220 V / 2xI2 V transformer is used .The center tap and bridge rectifier configuration is selected to obtain (+) and (-) voltages from the same bridge .

These voltages are smouthed with electrolitic: capacitors of  $1000 \,\mu$  F and high frequency parasitic signals coming from mains are filtered with ceramic capacitors of  $0, I \,\mu$ F.

+12 V side : The base of the Darlington configuration  $(T_{I_j})$  and  $T_{2_j}$  receives the voltage of the collector of  $T_{3_j}$ . The emitter of  $T_{3_j}$  is at a fixed potential because of the stabilized voltage of  $D_{2_j}$ 



(sending " Receiving)

The voltage divider  $(R_4, R_5, R_6)$  wich determines the base voltage of  $T_3$  controls the output voltage. By setting the value of the variable resistor,  $T_3$  is more or less conductive. Thus, the voltage of point D and consequently that of the output point are controlled.

Any drop of the output voltage makes  $T_3$  less conductive and the voltage of point D is increased.

 $R_3$  of 2,35 $\Omega(IW)$  is used for sensing the output current of the power supply .

The currents supplied by the circuit are as indicated in fig II.



Fig II. Currents of the power supply .

A maximum value of 270 mA is adopted for  $I_1 \cdot I_2$  is of the order of 15 mA . So ,  $I_1 - I_2 = 255$  mA .

The voltage across  $R_3$  is  $U=0,255 \ge 2,35 = 0,6 \ V$ . This , voltage is applied to the base of  $T_4$ . And , when the net current reaches  $255 \ M$  T<sub>4</sub> is in conduction ; the point D is grounded via the diode  $D_T$ . The output voltage decreases to limit the current .This simple method of protection is useful for circuits where the power does not exceed 4-5 Watts .

Negative power supply has no particularity .  $C_1$  ,  $C_2$  are ceramic capacitors used to remove high frequency noise components coming from circuits .

23.

Receiving End Main Board

The essential function of this board is demultiplexing the incoming video signal. It amplifies the output of the analog switches. The circuit provides frequency compensation. The output is matched to  $75_{\Omega}$  and the blanking level of the video signal is clamped to 0 V.

The input amplifier  $Q_I$  is operated in common base mode. The signal is applied to the emitter and the input impedance is matched to  $75_{\Omega}$ . This stage has the same characteristics as the input amplifier of the sending end (Voltage gain = 3-4)

The amplified signal is fed to the analog switche and to the sampling pulse sensor circuit via resistors  $(R_{I}, R_{2}, R_{3})$ 

The capacitor of 480 pF are used to remove high frequency parasitic components (of the order of few hundred kHz). That may be induced on the line.

Since A. S. have low treshold voltage any parasitic pulse can trigger them. So, resistors of 5.6k  $\Omega$  are shunting the control inputs  $\beta_{\rm I}$ ,  $\beta_{\rm 2}$  to keep them at ground potential when no voltage is applied.



The output of the A.S. is properly terminated and capacitive coupling is preferred. The capacitor is selected large enough  $(47 \mu F)$  to insure the transmission of the lowest frequency signals. (such as the fundamentals of the syncronisation pulses).

The output amplifier consists of  $Q_2$ ,  $Q_3$ .  $Q_2$  is a pnp small signal transistor. The collector load of this tránsistor has a resistor of Ik  $\Omega$  in series with a LC circuit. The LC circuit is tuned to a frequency of 3.5-4 MHz to compensate the losses of the circuits at high frequency side of the video spectrum.



Fig I3 . LC compensation network

IOO pF= C+ distributed capacitance of the inductor.



$$LI = I, 6. IO^{-2} = I, 6 \mu H.$$



Fig I4 Variation of Z<sub>c</sub> coll, load The gain of Q<sub>2</sub> is approximatively equal to : emitt load Consequently, the gain exhibits a maximum at a frequency around 3,5-4 MHz. Q<sub>3</sub> is also a load for Q<sub>2</sub> but the reflection of the emitter load of Q<sub>3</sub> is  $(Z_c //R_{E3})xh_{fe}$  $Z_c = \frac{I}{C\omega} = \frac{I}{2,\Pi_40, I0^{-I/2}} = 4.10^6$ 

 $\frac{1000}{470} \xrightarrow{319} , \text{ let } h_{\text{fe2}} = 150$   $\rightarrow \left(\begin{array}{c} Z_{\text{E}} \\ \zeta_{3} \end{array}\right) \text{reflected} = 319 \times 150 = 47.8 \text{ k} \text{ sc}$ 

decreases with frequency but it has no

to base

 $\left( \begin{array}{c} \mathbf{z} \\ \mathbf{z} \\ \mathbf{Q} \mathbf{z} \end{array} \right)$  reflected to base

appreciable influence on the gain variation of  $Q_2$  since it is much larger than  $(Z_{Q_2})$ .

This stage with a special frequency response is a designed to compensate the frequency losses of the cicuits and of the cable

A variable resistor is placed across the LC network (IO nF can be considered as a short circuit element at 4 MHz .) The variable resistor is loading the LC circuit . and damping the effective Q factor . The variable resistor is to be set according to the amount of hosses at high frequencies .

 $Q_3$  is a pnp transistor which has frequency dependent characteristics. The emitter load varies between 470 and 319 (trimming capacitor shunts the emitter resistor of  $Q_3$  when the frequency is high )So, the gain of  $Q_3$  increases with frequency. The resulting frequency is:

 $R = \frac{I}{C_{, \omega}} \qquad 470 = \frac{I}{C_{a} 2.7. f} \qquad f = \frac{I}{40.10^{-12} 2..470} = 8,4 \text{ MHz}$ 

The gain of Q3 varies as in fig



Fig 15 Characteristics of high frequency compensator.

Q is the final stage for impedance matching and 4 for the clamping of the blanking level to 0 V.

At the output a standart video signal is obtained. The circuits of the second channel are similar.

In this section reference Ia is used for video amplifiers and ref.3b for clamping. The details of the compensators are in ref. 4.

Sampling Pulse Sensor and  $p'_1$  ,  $p'_2$  Generator .

This circuit consists of two LC stages tuned to the frequency of the sampling pulse .

 $Q_1$  and  $Q_2$  are small signal RF transistors (BF294). Inductive coupling is done between the first and the second stage using RF transformer  $T_1$ .

 $Q_1$  is oparated in class A and  $Q_2$  in class B. The signal obtained at the collector of  $Q_2$  is applied to the inverters to form  $\phi_1$  and  $\phi_2$ .

The phase differance of  $\phi_1$  and  $\phi_2$  is not exactly  $180^{\circ}$  at the output of the inverters. There is a shift of 10 - 12 ns due to the propagaton delay time of the signal in the inverting  $\phi_1$  is fed to the gate of the AS via the inductor  $B_1$  to compensate the time error .

Negative supply voltage is not necessary for the operation of the board .+5 V for the TTL inverters is divided from the+12 V supply using a voltage regulator .

In the spectrum of the incoming signal the sampling pulse frequency is present. The circuit selects this signal and amplifies it. Because of the problems described in the other sections this board is not used; it has been replaced by H/2 generator circuit.



# H/2 Control Pulse Generator

Standart horizontal pulse (H) of the studio is a negative going pulse of 4 V on 75  $\Omega$  load. To insure a proper termination of the H output, the input resister of the circuit is selected as 75 $\Omega$ .

 $Q_1$ ,  $Q_2$  and  $Q_3$  are used to change the voltage levels of H pulse and to make them TTL compatible. The differential amplifier ( $Q_1$  and  $Q_2$ ) shifts the bottom of the pulses to ground potential. The waveform obtained at the point B ( after the voltage dividers  $R_1$ ,  $R_2$ ) is a positive pulse of 5 V pp. The signal is applied to  $Q_3$  which coperates in emitter follower mode to supply the pulses to the TTL counter.

Only the first Flip-Flop of 7490 ( Decade counter ) is used to perform " divide by two " operation. This counter is triggered at the negative-going edge of the pulse.

The output of 7490 is used as the first control phase  $(\mathscr{A}_{1})$ .  $\mathscr{A}_{1}$  is also applied to an inverting gate to form  $\mathscr{A}_{2}$  which is the control voltage of the second phase .  $\mathscr{A}_{1}$  and  $\mathscr{A}_{2}$  are out of phase by 180°.



When  $\phi_1$  is high  $\phi_2$  is low and vise versa  $\phi_1$  activates the first channel,  $\phi_2$  activates the second channel. 34

+5 V supply voltage necessary for the TTL circuits is obtained from +12 V supply via a voltage regulator consisting of  $Q_A$  and  $Dz_{\gamma}$ .

This board is used instead of the X-tal controlled sampling pulse generator .

The sequences of  $\frac{the}{tcontrol}$  and the states of the analog switches are given in the following diagram. (Fig. 18)



### Characteristics of the Analog Switches (A.S.) and Selection of the Sampling Pulse Frequency

The only analog switche (AS) avialable was MC 14016 quad analog switch/multiplexer.

The techical data sheet (fig 22) shows that the switch has a corner frequency (-3dB)point) near 20 MHz for the transmitted signal. The propagation delay time(V to V ) for  $V_{DD} = 10$  V. is given as 7 to 15 ns after the establishment of the control voltage.

The propagation delay time from  $V_{control}_{out}$  to  $V_{out}$  is 20-45 ns. These values are for the transmission of a constant DD level applied to the input .As a result of the measurements I obsserved that high frequency signal are delayed (1.5 times more) much longer than yhe DC components of the signal. This is bringing a phase distortion (chroma - lumina delay) for the composite video signal, which contains components from DC up to 5 MHz.

A sampling frequency of 8,3 MHz corresponds to a sampling time of  $\frac{1}{8,3x10^{6}x2} = 60,24$  ns. The switch should be activated only during one alternance of the period.

According to the data sheet, in the test measurements for

the "delay time" and " turn-no time" (fig 23) a control voltage with 20 ns rise time is used . No information is given about the capacitance of the control input, but it is clear that this value is is not very small.As a matter of fact, in the circuits designed for driving the control inputs, the control inputs were reacting as a load having a capacitive part which was causing a decrease of the slope of the rising edge of the control pulse .

Figure 24 indicates the variation of the insertion loss (dB) of the AS with load resistance . When the AS is terminated high resistive load ( such as  $lM_{\Omega}$ - 100 k $\Omega$ ) there is no loss; but in this case, at high control frequencies the charge accumulated in the switch can not be removed completely .The output of the AS can not swing properly between V<sub>in</sub> and ground potential.I observed that to insure a complete discharge the load resistor should be around lk Such allow resistor increases the insertion loss of the A.S. (-2dB). This loss is compensated by the amplifiers of the succesive amplification stages .

My first approach was to select 60 ns as sampling time (20ns for rise time, 20 ns for max value of the pulse and 20 ns for the fall time ). 60 ns corresponds to  $f = \frac{1}{60 \times 2 \times 10^{-9}} = 8,33$  MHz.

I used a quartz cristal of 8,3 MHz to generate the control pulses .

The analog switch has a quite low trshold voltage; as  $V_c$  reaches 1V it starts to conduct .When two switches are operated for multiplexing purposes we meet another problem because of the rise times of  $\emptyset_1$  and  $\emptyset_2$ . They have the fallowing shape:





During  $\square$  both of the switches are slightly conducting. To overcome this difficulty I had the adea of clamping the bottom of the pulses to a negative voltage and thus the common part of the two-signals was minimized.



Fig 20 : Clamping of the sampling pulses .

The same clamping is used for  $\mathscr{A}_2$  .

Another disturbing factor is the insertion of the clock pulses ses to the conduction channel at high clock frequencies even with grounded input .

 $R_{ON}$  resistance of the AS changes from Mega ohms to 3000 when  $V_{C}$  varies from 0 V to  $V_{C max}$  .This variation is not very abrupt; especially at the negative going edge of the pulse the resistance of the channel increases as  $V_{C}$  deceases.This fact brings additional delay for the high frequencies . The delays are not negligibile when they are compared with the multiplexing time .

Because of the diffusion of the informations of  $AS_1$  into the informations of  $AS_2$  in time, it is not possible to recognise them completely at the receiving end even after an accurate time compensation of the regenerated sampling pulse.

Especially, high frequency components coming from the sharp edges of the picture are appearing as peaks on the other channel. This interaction of the two channels is a serious disturbing factor. To minimize this effect, the sampling frequency is lowered to 7,2 MW. 5,950 MHz and 4,8 MHz. The effect of the interaction decreased gradually but remained in al innactable range.

As the essential idea is to send two pictures simultaneously on the same video path without using frequency multiplexing I. had

|  | · ·    |            |                        |                  | Max          |                 |          |
|--|--------|------------|------------------------|------------------|--------------|-----------------|----------|
| Characteristic   | Figure | Symbol     | V <sub>DD</sub><br>Vdc | Typ<br>All Types | AL<br>Device | CL/CP<br>Device | Unit     |
| ropagation Dalay Time (VSS = 0 Vdc)                            | 7.     | SPLH.      | 5.0                    | 15               | 30           | 45              | ns       |
| Vin to Vout  |        | TPHL       | 10                     | 7.0              | 10           | 15              |          |
| $(V_{C} - V_{DD}, R_{L} - 1.0 \text{ km})$                     |        |            | 15                     | 6.0              | 7.5          | 12              |          |
| ontrol to Output   | 8      | 1          | 6.0                    | 34               | 60           | 90              | nŧ       |
| (Vin < 10 Vdc, HL = 1.0 km)                                    | 1      |            | 10                     | 20               | 30           | 45              |          |
| Partalk Control to Output (Vec = 0 Vdc)                        | 0      | <u> </u>   | 50                     | 30               |              | 30              | mV       |
| $(V_{C} = V_{DD}, R_{in} = 1.0 k\Omega, R_{out} = 10 k\Omega)$ |        |            | 10                     | 50               | - 1          | -               |          |
|  |        |            | 15                     | 100              | - 1          | - 1             |          |
| rostalk between any two switches (VSS = 0 Vdc)                 | -      |            | 5.0                    | 80               | -            | -               | dB       |
|  |        |            | 1 1 1                  |                  |              | i.              |          |
| crosstalk = 20 log 10 Vout2                                    |        | · ·        |                        |                  |              |                 |          |
| Hastnum Control Input Pulse Frequency (VSS * 0 Vdc)            | -      | -          | 5.0                    | 5.0              |              | -               | MHz      |
| (6 <sub>L</sub> = 1.0 kΩ)                                      | 1 .    |            | 10                     | 10               | -            | -               |          |
|  | 1      | +          | 15                     | 12               | \            |                 |          |
| loine Voltage (VSS = 0 Vdc)                                    | 10,11  | -          | 5.0                    | .24              | - 1          | - 1             | nV/√Cγcl |
| (VC = VDD, I = 100 Hz)   |        |            | 10                     | 25               | 1 -          | 1               |          |
|  |        |            | 1.5                    |                  |              | ļ. —            | ļ        |
| (4C - 4DD) = 100 KH2)  |        |            | 10                     | 12               | 1 -          | 1               |          |
|  |        |            | 15                     | 15               | - 1          |                 |          |
| ne Waw (Distortion) (VSS = -5 Vdc)                             | -      |            | 5.0                    | 0.16             | -            | -               | *        |
| IV in = 1.77 Vdc RMS Centaria @ 0.0 Vdc,                       |        |            | 1                      | 1                | ·            | ]               |          |
| H <sub>L</sub> = 10 kΩ, f = 1.0 kHz)                           |        |            |                        |                  |              |                 |          |
| * : con Lost (VC * VCD, Virr * 1.77 Vdc, VSS *6 Vdc,           | 12     | -          | 0.0                    |                  |              |                 | d8       |
| Your   |        |            |                        | 1.               | Ì            | 1               |          |
| 1/2, - 20 log 10 Vin   |        |            | ł                      | . *              | l .          |                 |          |
| (Fr + 1,0 km)  |        |            | 1                      | 2.3              | <u>-</u> .   |                 | · · .    |
| -∂? • 10 kΩ}   |        |            |                        | 0.2              | · `          | - 1             | · ·      |
| /∂ <sub>L</sub> = 100 kΩ)                                      |        | 1          |                        | 0.1              | -            | -               |          |
| (HL ~ 1.0 MΩ)  | /      |            |                        | 0.05             |              |                 | <u> </u> |
| andwidth (-3 dB)   | 12,13  | BW         | 5.0                    |                  |              |                 | MHz      |
| VC * VDD, Vin = 1.77 Vdc, VSS * -5 Vdc,                        | 1      |            |                        |                  |              |                 | 1        |
| 19   | 1.     |            |                        | 1 14             |              | _               |          |
| 13 10 κΩ)  | · ·    |            | 1                      | 60               | 1 _          |                 |          |
| (0) - (00 x 0)   | 1 .    |            | {                      | 1                | 1 -          | 1 =             |          |
| (DA) (D (AD)   | - ···  | 1          | 1                      | 1 59             | ¦            | -               | 1.       |
| verte weith (VSS + -5 Vile)                                    | 77     |            | 5.0                    | 1                |              | 1               | kHz      |
| (VC - VSS. 20 log 10 Vin50 dB)                                 |        |            | ļ.                     |                  |              |                 |          |
| 1.0 kΩ} ~ 1.0 kΩ}  | 1      | 1 .        |                        | 1210             | · _          | - 1             |          |
| (R) = 10 kΩ)   | }      |            | 1                      | 199              | 1            |                 |          |
| (R <sub>L</sub> = 100 kΩ)                                      |        | - <b>-</b> | 1                      | 16               | † ·          | 1 ~             | } .      |
| (R: - 1.0 MΩ)  | 1      |            | 1                      | 24)              |              | ] -             |          |

The formula is for the typical characturistics unly.





40

Fig 21

| ELECTRICAL CHARAUTERISTICS                                      |          |        |         |           |         |              |            |            |   |            |       |
|---|----------|--------|---------|-----------|---------|--------------|------------|------------|---|------------|-------|
| A A A A A A A A A A A A A A A A A A A                           |          |        | γαρ     | Tiow*     |         | 25°C         |            |            | Thigh*  |            |       |
| Choracteristics   | Figure   | Sympel | Vdp     | Mip       | Max     | Min          | TYP .      | Max        | Min   | , Max      | Unit  |
| Input Valtage#  | 1        | Vit    | 5.0     | -         | -       | - I          | 1.5        | 0.9        | ·-  | -          | Vdc   |
| Control import  | }        | · .    | 15      | _         | _       |              | 1.5<br>1.5 | 0.9        | -   | -          |       |
| •   | {        | VIH    | 5.0     |           | -       | 2.0          | 3.0        |            | -   |            | Vdc   |
|   |          | 1 4    | 10      | -         | -       | 6.0          | 8.0        | -          | -   |            |       |
|   | ļ        | ļ      | 15      | · -       | -       | 11           | 13         |            |   |            |       |
| Input Current (AL Device) Control                               | <u> </u> | lin    | 15      | -         | ±0.1    | -            | ±0.00001   | 10.1       |   | 11.0       | μAdc  |
| Input Current (CL/CP Device) Control                            |          | lin    | 15      |           | ±0.3    | -            | ±0.00001   | ±0.3       |   | ±1.0       | μAdc  |
| Input Capacitance   | -        | Cin    | 1       |           | -       |              |            | ·          |   |            | рF    |
| Switch Input  | ]        |        |         | ~         | 1 1     |              | 5.0<br>5.0 | -          | - E   | -          |       |
| Switch Output   |          |        |         | · _       |         |              | 5.0        | . <b>.</b> |   |            |       |
| Feed Through  |          |        | _       | -         |         | -            | 0.2        | -          |   | -          |       |
| Oulescent Current (AL Device)                                   | 2,3      | 1DD    | 5.0     | -         | 0.25    | -            | 0.0005     | 0.25       | -   | 7.5        | μAdc  |
| (Per Package)   | 1 .      |        | 10      |           | 0.50    | -            | 0.0010     | 0.50       | -   | 15         |       |
|   | <u> </u> |        | 10      | <u>↓</u>  | 1.00    |              | 0.0018     | 1.00       |   |            |       |
| (Per Package)   |          | dan    | 10      | 1 -       | 2.0     | 2            | 0.0005     | 1.0        | -   | 1.0        | μΑας  |
|   | 1        | 1      | 15      | -         | 4.0     | -            | 0.0015     | 4.0        |   | 30         | [ ]   |
| "ON" Resistance (AL Device)                                     | 4,5,6    | RON    |         |           |         |              |            |            |   |            | Ohms  |
| $(V_{C} - V_{DD}, R_{L} = 10 \text{ k}\Omega)$                  | · ·      | { .    |         | } .       |         |              |            |            | ŕ   |            |       |
| $(V_{1n} = +6.0 Vdc)$<br>$(V_{1n} = -5.0 Vdc) Vec = -6 Vdc$     |          | 1      | 6.0     |           | 600     | 1            | 300        | 660<br>660 |   | 960        | · ·   |
| $(V_{in} = \pm 0.25 \text{ Vdc})$                               | 1        |        |         | -         | 600     | _            | 280        | 660        | -   | 960        |       |
| (Vin - +7.5 Vdc)  | 1        | 1      | 7.5     | _         | 360     | -            | 240        | 400        | _   | 600        | · ·   |
| (Vin7.5 Vdc) VSS = -7.5 Vdc                                     |          |        |         | - 1       | 360     | - 1          | 240        | 400        | -   | 600        |       |
| (Vin = ±0.25 Vdc)   |          |        |         | -         | 360     | -            | 180        | 400        | -   | 600        | · ·   |
| (Vin = +10 Vdc)<br>(Vin = +0.25 Vdc) Vec = 0 Vdc                |          | · ·    | 10      | -         | 600     | 1 -          | 260        | 660        |   | 960        | 1.    |
| (Vin = +5.6 Vdc)  | <b>1</b> |        | 1 7     | 1 -       | 600     | - 1          | 310        | 660        | -   | 960        | ].    |
| (Vin = +15 Vdc)   | 1        |        | 1 15    | L -       | 360     | -            | 260        | 400        | -   | 600        |       |
| (Vin = +0.25 Vdc) VSS = 0 Vdc                                   | 1.       |        |         | -         | 360     | -            | ·260       | 400        | -   | 600        |       |
| (Vin = +9.3 Vdc)  | -{       |        | <b></b> | <u>↓</u>  | 360     | <u> `-</u> - | 300        | 400        | <u>↓                                    </u>  | 600        |       |
| ("ON" Resistance (CL/CP Device)                                 | 4.5.0    | RON    |         | {         |         |              |            | } ·        | 1 0   |            | Ohma  |
| (Vis = +5.0 Vdc)  | 1.       | 1      | 5.0     | [         | 610     | -            | 300        | 660        | -   | 840        |       |
| (Vin = -5.0 Vdc) VSS = -5 Vdc                                   | 1        | 1      | 1       | -         | 610     | -            | 300        | 660        | -   | 840        | {     |
| (Vin = ±0.25 Vdc) -   | 1        | 1      | 1       | -         | 610     |              | 280        | 660        | -   | 840        |       |
| - (Vin = +7.5 Vdc)  |          | 1      | 7.5     |           | 370     |              | 240        | 400        | -   | 520        | 1     |
| $(V_{10} = 10.25 \text{ Vdc})$                                  | 1        | 1      | 1       | =         | 370     | 1 -          | 180        | 400        |   | 520        | · ·   |
| (Vin - +10 Vdc)   | 1        | - ·    | 10      | -         | 610     | 1 -          | 260        | 660        | ľ -   | 840        | · ·   |
| (VIn = +0.25 Vdc) VSS = 0 Vdc                                   | -        | · ·    |         | -         | 610     | -            | 260        | 660        | -   | 840        | 1     |
| (Vin = +5.6 Vdc)  |          |        |         | -         | 610     | -            | 310        | 660        |   | 840        | 1     |
| $(V_{in} = +15 V_{dc})$   |          |        | 15      | -         | 370     | -            | 260        | 400        |   | 520        |       |
| $(V_{in} = +9.3 Vdc)$   | 1        |        | 1       | ] ]       | 370     | 1 =          | 300        | 400        | 1   | 520        |       |
| A"DN" Resistance  | 1-       | ABON   | 1       | 1         | 1       | +            |            | 1          | 1   | <u> </u>   | Ohma  |
| Between any 2 circuits in a common                              |          |        |         |           |         |              | 1          | ļ          |   |            |       |
| package   |          |        | 1       |           |         |              | -          |            | 1   | 1          |       |
|   | 1        | 1      | 5.0     |           | 1_      | 1.           | 16         | _          |   |            | 1.    |
| $(V_{10} = 17.5 \text{ Vdc}) \text{ V}_{SS} = -7.5 \text{ Vdc}$ |          | 4      | 7,5     | 1 2       | 1 -     | =            | 10         | 1 - 2 -    | _   | 1 -        |       |
| Input/Output Leekage Current (Vo = Vee                          | , _      | - 1    | +       | 1         | +       |              | 1          | †          | 1   | 1          | nAde  |
| (Vin = +5.0, Vout = -5.0 Vdc)                                   |          | 1      | 5.0     | -         | ±125    | -            | ±0.001     | ±125       | -   |            |       |
| $\{V_{in} = -5.0, V_{out} = +5.0 Vdc\}$                         |          |        | 6.0     | · · · · · | ±125    |              | ±0.001     | 1125       | <u>↓                                     </u> | + <u> </u> | 1. 7. |
| $(V_{in} = +7.5, V_{out} = -7.6 Vdc)$                           |          |        | 7.5     | 1-        | 1 1250  | -            | 1 10.0015  | 1 ± 250    | 1 -   | 1 _        | 1.0   |
| win = -7.5, vout = +7.5 voci                                    | 1        | 1      | 1 /.0   | 1         | 1 * 200 |              | 1 10.0018  | 1 200      | <u> </u>                                      |            |       |

NOTE: All unused control inputs must be returned to V<sub>DD</sub> or V<sub>SS</sub> as appropriate for the circuit application.

\*T<sub>Iow</sub> =  $-55^{\circ}$ C for AL Device,  $-40^{\circ}$ C for CL/CP Device. Thigh =  $+125^{\circ}$ C for AL Device,  $+85^{\circ}$ C for CL/CP Device. #input Voltage Specified as the voltage required at the Control Input for a 10  $\mu$ A current through the transmission gate with an Input-to-output stress of VDD-VSS for VIL and VIH-

Fig 22

Fig 23



23

FIGURE 12 - TYPICAL INSERTION LOSS/BANDWIDTH



1

FIGURE 8 - TURN ON DELAY TIME TEET CIRCUIT







FIGURE 9 - GROSSTALK TEST CIRCUIT





. م

the idea of doing that at the beginning of each line. Thus, only 1 of the lines of a picture are sent. The vertical detail is reduced 2 but the picture is still visible and there is no interaction between the channels . 3I2,5 lines of picture A and other 3I2,5 lines $(\frac{625}{2})$ of the picture of of channel B are active .

As the AS is in ON position during 1 horizontal line period (64 $\mu$ s ) the frequency band width is not limited ; all the details of the line are transmitted. The delay has no disturbing effect since the times involved now are of the order of  $\mu$ s . Two consecutive informations are separated by the horizontal blanking interval of 4,5 $\mu$ s which is very large with respect to the delays (10-30 ns )

The ON resistance  $(R_{ON})$  of the analog switch depends on the control voltage but varies also with the amplitude of the incoming signal. Fig 21 illustrates the variation of  $R_{ON}$  with  $V_{IN}$ . For  $V_{DD} = V_C = 10$  V  $R_{ON}$  varies from 2700 to 3200. We can say that  $R_{ON} = 2950 \pm 250$ .

$$\frac{\Delta R_{ON}}{R_{ON}} = 0,084$$

The variation of  $R_{ON}$  with  $V_{IN}$  introduces an amplitude distortion, a nonlinearity of the video signal (max luminance distortion of 8,4  $^{\circ}/^{\circ}$ .

In TV engineering it is desirable to have linear circuits however this is not always possible. To overcome the nonlinearity correction circuits ( such as å correctors) are inserted all along the video path. Since the system will be used only for monitoring purposes ( and not for broadcasting ) this amount of nonlinearity is acceptable.

Consequences of the characteristics of the AS: It can be used as a single high seed sampling gate where the sampled signal does not change appreciabbly during the sampling period . This switch can be used as the Switching element for video trick mixers.

It is suitable for multiplexed telephone switch board inter junction circuits . But , it can not be used for high speed video multiplexing because of the delays . 4.

#### Part Three

### Results And Application Areas

The original idea was to send two video signal in the same frequency spectrum .Thus , the frequency multiplexing division methodo was rejected .In this case the only solution was to use time multiplexing division .

The most elegant application would be high speed sampling and multiplexing ; the characteristics of the analog switches were not satisfactory .

According to the sampling theorem the sampling frequency f should satisfy :

# $f_{g} \geqslant 2xf_{max}$

 $f_{max}$  is the highest frequency component that one wishes to have in the spectrum after sampling. As the video information contains components up to 5MHz  $f_{g}$  should be 10 MHz .Because of the factors explained in the AS characteristics section  $f_{g}$  was selected to be 8,3 MHz , accepting a decrease of amplitude of 5MHz components . But , as a result of the problems mentioned in the previous sections a switching at horizontal line frequency is adopted .

In this sampling method only half of the lines are sent; the vertical resolution is deceased. The picture has less vertical detail but horizontal wise it has the complete spectrum from very low frequene cies to 5MHz . The two pictures are properly separated ; no inter action exists.

This picture is certainly not for broadcasting purposes but it can be used in several areas :

a) In a professional TV studio the cameras are connected to the central commend unit (CCU) via a cable which contains conductors for the DC remote controls and coaxial cables for pulses and video signals .One of the coaxial cables brings back the composite video to the viewfinder of the camera . As there is only one return video path the cameraman see only the picture of his camera . When special effects are used the cameraman wishes to see the output of the mixer to adjust properly the relative position of his camera . This system can be inserted in the camera and in the CCU allowing the cameraman to see ( to select ) the two pictures .

The horizontal pulse exists in the camera head as well as in CCU .This brings an additional facility for syncronisation of the sending and receiving ends. 12 V supply voltages also are generally present in the camera units. So the system can be reduced to one board which can be inserted in the camera units.

b) To control large industrial complexes, closed circuit TV (CCTV) is widely used .Cheap vidicon cameras are prefered for CCTV

The multiplexed signal can be sent by radio link and demultiplexed at the output of the receiver .

The multiplexed signal can be recorded on Video Tape Recorder (VTR). Since only the video above the black level (BA) is switched the syncronisation pulses are present at the multiplexed output; no syncronisation problém occurs for the control track of the VTR .

The multiplexing operation can be bypassed by appling continuous DC to one of the control phase on both ends .

#### References :

1) Engineering Staff of Texas Instruments Inc. ; Transistor circuit design ; Mc Graw Hill. Wideband or video amplifiers p.253.

47

- 2) Motorola ; High speed switching transistor handbook ; turn on delay times .
- 3) Taub , Millman ; Pulse , digital and switching waveforms, Mc Graw Hill 1965 ;

a)Syncronisation and frequency division p. 717

b)Clamping and switching circuits p. 271 c)Sampling gates p. 627 -666.

- 4) Prof. Dr. Duran Leblebici ; Elektronik Devreleri Sentezi İTÜ 1978 ; Akortlu kuvvetlendiriciler P 9 1 .
- 5) Doç . Dr. Erdal Panayırcı ; Mödülasyon teorisi ;Faz ve gecikme distorsiyonu ;İTÜ 1978 ; p 56 .
- 6) Texas Instruments; Integrated circuits. 7404,7490
- 7) Motorola C MOS ; Semiconductor Data library .