

FULLY SOFTWARE CONTROLLED PCB HOLE-POSITION  
PROCESSING SYSTEM

by

Tayfun Demir

B.S. in E.E., Boğaziçi University, 1981

Submitted to the Institute for Graduate Studies  
in Science and Engineering in partial fulfillment  
of the requirements for the degree of  
Master of Science

in

Electrical Engineering

Bogazici University Library



39001100315194

14

Boğaziçi University

1984

FOR REFERENCE

NOT TO BE TAKEN FROM THIS ROOM

To Vildan

FULLY SOFTWARE-CONTROLLED PCB  
HOLE-POSITION PROCESSING  
SYSTEM


APPROVED BY

Doç.Dr. Okyay Kaynak  
(Thesis Supervisor)

Y.Doç.Dr. Ömer Cerid

Y.Doç.Dr. Vahan Kalenderoğlu

DATE OF APPROVAL : July.31.1984



## ACKNOWLEDGEMENTS

I am grateful to my thesis supervisor Doç.Dr. Okyay Kaynak, for his helps, guidance and cooperation, and especially acknowledge his encouraging supervision in our work to design and operate the realized system.

I would also like to express my thanks to Y.Doç.Dr. Vahan Kalenderoğlu, for his guiding helps on the mechanical construction and design of the scanner, and to Y.Doç.Dr. Ömer Cerid for his valuable suggestions on hardware problems of the system.

I also thank Vildan Polos for her encouragement in my works and her skillful helps in the typing of the manuscript.

## ABSTRACT

The purpose of the thesis is to design and realize a microprocessor-based system to process and simulate the drilling of hole-positions in printed circuit boards under software control.

System is based on Z-80 microprocessor which controls a stepper motor driven mechanical moving stage scanner. Scan-control, detection and drilling of hole-positions are performed by the Z-80 microprocessor-based card which is connected to the drivers of the stepper motors through which the power requirements of the motors are supplied during acceleration, steering and deceleration of the mechanical stages.

In the developed system, hardware is minimized, giving all possible controls to the software. System can also be viewed as an intelligent system, since the detection of hole positions is done by optical means but not manually. Also, the drilling process utilizes optimum-path concepts, minimizing drilling time.

## ÖZETÇE

Bu tezin amacı, baskı devreler üzerine açılacak delik yerlerinin, mikroişlemci denetiminde saptanması ve delinmesini simüle eden bir sistemin tasarım ve gerçekleştirilmesidir.

Sistem, Z-80 mikroişlemci kontrolunda olan adımlayıcı motorların sürdüğü iki boyutta hareketli bir mekanik tezgah-tan oluşur. Tarama kontrolü, delik yerlerinin saptanması ve delimi, Z-80 mikroişlemci kart tarafından yapılır. Bu kart, aynı zamanda mekanik tezgaha hareket sağlayan motorlara, hızlanma, maksimum hızda sürme, yavaşlama sırasında gereken güç gereksinmelerini karşılayan sürücülere bağlıdır.

Geliştirilen bu sistemde donanım en aza indirilerek, mümkün bütün kontroller yazılım denetimindedir. Delik yerlerinin sisteme girilmesi optik yollarla sağlanmış olup, delme işlemi sırasında da optimum yol kavramı doğrultusunda, zamanlama en aza indirilmiştir.

## TABLE OF CONTENTS

	Page
ACKNOWLEDGEMENTS . . . . .	iii
ABSTRACT . . . . .	iv
ÖZETÇE . . . . .	v
LIST OF FIGURES . . . . .	ix
LIST OF TABLES . . . . .	xi
CHAPTER 1 . . . . .	1
I. INTRODUCTION . . . . .	1
II. SYSTEM LAYOUT . . . . .	3
CHAPTER 2 . . . . .	5
I. STEPPER MOTOR BASICS . . . . .	5
A. OPERATION . . . . .	6
B. TORQUE . . . . .	8
1. HOLDING TORQUE . . . . .	8
2. RESIDUAL TORQUE . . . . .	8
3. DYNAMIC TORQUE . . . . .	9
C. RESONANCE . . . . .	10
D. BIPOLAR & UNIPOLAR OPERATION . . . . .	10
E. PERFORMANCE IMPROVEMENT & DRIVE TYPES . . . . .	13
1. BI-LEVEL DRIVE . . . . .	14
2. CHOPPER DRIVE . . . . .	15
F. TRANSIENT VOLTAGE SUPPRESSION . . . . .	15
G. PERFORMANCE LIMITATIONS . . . . .	16
II. CHARACTERISTICS OF THE STEPPERS USED IN THIS APPLICATION . . . . .	17

	Page
CHAPTER 3 . . . . .	18
I.    SYSTEM HARDWARE . . . . .	18
A.    Z-80 MICROPROCESSOR CARD . . . . .	19
B.    MECHANICAL ASSEMBLY OF THE SCANNER . . . . .	26
C.    STEPPER MOTOR DRIVERS . . . . .	29
D.    DETECTOR . . . . .	33
E.    POWER SUPPLY . . . . .	35
CHAPTER 4 . . . . .	37
I.    SYSTEM SOFTWARE . . . . .	37
A.    SUBROUTINES . . . . .	38
1.    CONSTANT DELAY . . . . .	38
2.    VARIABLE DELAY . . . . .	38
3.    CONSTANT SPEED SUBROUTINES . . . . .	38
4.    ACCELERATION/DECELERATION ROUTINES . . . . .	41
B.    MAIN PROGRAMS . . . . .	45
1.    LINE DETECTION PROGRAM . . . . .	45
2.    FRAME-LENGTH DETECTION PROGRAM . . . . .	50
3.    SCANNING & STORE PROGRAMS . . . . .	53
4.    DRILLING PROGRAM . . . . .	64
DISCUSSION & CONCLUSIONS . . . . .	77
APPENDIX A. ASSEMBLY LANGUAGE LISTINGS OF THE SYSTEM PROGRAMS . . . . .	80
APPENDIX B. OPERATING INSTRUCTIONS . . . . .	126
APPENDIX C. Z-80 CPU & PIO SHEETS . . . . .	129



	Page
APPENDIX D. MOTOR SPECIFICATIONS . . . . .	137
APPENDIX E. CIRCUIT SCHEMATICS & NEGATIVE CIRCUIT LAYOUTS OF THE Z-80 CARD . . . . .	138
APPENDIX F. DRAWING OF SCANNER . . . . .	140
BIBLIOGRAPHY . . . . .	141

## LIST OF FIGURES

	Page
Figure 1.1 System Architecture	3
Figure 2.1 DC Stepping Circuit	6
Figure 2.2 Stepper Speed/Torque Characteristic	9
Figure 2.3 Bipolar Switching Sequence	11
Figure 2.4 Unipolar Switching Sequence	12
Figure 2.5 L/4R Drive	13
Figure 2.6 Bi-level Drive	14
Figure 3.1 Z-80 CPU Block Diagram	19
Figure 3.2 Address Decoding Circuitry	21
Figure 3.3 Interrupt Hardware	22
Figure 3.4 Drill Simulator	25
Figure 3.5 Motor Coupling	27
Figure 3.6 X-Stage	28
Figure 3.7 Motor Driver Circuitry	32
Figure 3.8 Detector Circuitry	33
Figure 3.9 High Voltage Supply	35
Figure 3.10 Low Voltage Supplies	36
Figure 4.1 X-motor CCW Constant Speed Routine	40
Figure 4.2 Acceleration/Deceleration Profile	42
Figure 4.3 Acceleration Routine Flowchart	44
Figure 4.4 Dot Dimensions	45
Figure 4.5 Flowchart of Line Detection Program	47-8-9
Figure 4.6 Flowchart of Frame-Length Detection Program	51-52
Figure 4.7 Flowchart of Scanning Program	57-8-9

	Page
Figure 4.8 Flowchart of CSCAN Routine	59-60
Figure 4.9 Flowchart of STORE & LASTST Routines	61
Figure 4.10 Flowchart of SRTNZ1 & SRTNZ2 Routines	62
Figure 4.11 Flowchart of Drilling Program	69-76

## LIST OF TABLES

	Page
Table 2.1 Four step input sequence	6
Table 2.2 Eight step input sequence	7
Table 2.3 Wave Drive input sequence	7
Table 3.1 Memory Layout of the System	21
Table 3.2 Reset Routine	23
Table 3.3 Int.Service Routine Starting Addresses	24
Table 4.1 Motor constants	39
Table 4.2 Acceleration constants	42

## CHAPTER 1

### I. INTRODUCTION

Even though, in today's technology Computer Aided Design (CAD) is becoming more important, in which case the drilling hole positions are known from the design process, presently many of the board layouts are drawn by hand. Thus at this moment, in order to make the drilling of these holes, either automatic drilling machines are used, or drilling is performed manually using a drill.

Both of the mentioned drilling operations have disadvantages. If an automatic drilling machine is used, hole positions must be manually stored on paper-tape or cassette or an input has to be made directly into the memory of the drilling machine which then performs the drilling operation according to the data recorded into its memory. In this case, alignment of the holes is at its maximum accuracy with minimum process time.

When drilling is done by hand using a drill, one can not talk about accuracy in alignment, or time taken in order to complete even a small card.

As can be understood, even generating the list of drilling positions or calculation of their coordinates, is a very substantial part of the total production time, and when drilling operation is included, the time required is twice as much.

In this thesis, a proto-type system is designed and realized which is capable of detecting the hole positions by itself, using its scanning and detection programs, then performing the drilling of these appropriately recorded hole positions under the control of its drilling program which utilizes a developed optimum-path algorithm written for this specific application, including the drilling accuracy of an automatic drilling machine with process time minimization.

## II. SYSTEM LAYOUT

General architecture of the system is given in the below figure.




Figure 1.1 System Architecture

System scans the previously prepared dot mask, located onto the upper stage, in a meander pattern, taking data at the end of every 80 step of the stepper motors under the control of the related routine within the software of the system.

Control program is processed by the Z-80 micro-processor card and the required step sequence is generated which is then fed to the motor drivers connected to the

stepper motors. Scanning and detection routines continue interactively until the whole layout is scanned. Then, control is transferred to the drilling program.

From this point on, the detector can be visualized as a drill, and drilling is performed repeatedly, according to the data obtained during the scanning and detection routines, waiting a few seconds on the dot to be drilled, simulating the drilling process. This program utilizes an optimum-path algorithm specifically written for this kind of application.

Detailed explanations and calculations are given under specific headings and chapters.



## CHAPTER 2

### I. STEPPER MOTOR BASICS

A stepper motor is a device that converts electronic signals into discrete mechanical motion. Each time the direction of the current in the motor windings is changed, the motor output shaft rotates a specific angular distance. The motor shaft can be driven in either clockwise or counter-clockwise direction and can be operated at very high stepping rates up to 20000 steps per second.

Stepper motors offer many advantages as an actuator in a digitally controlled positioning system. They are easily interfaced with a microcomputer or a microprocessor in order to provide opening, closing, rotating, reversing, cycling and highly accurate positioning in a variety of applications. Mechanical components such as gears, clutches, brakes and belts are not needed since stepping is accomplished electronically. There is no need for any feedback device such as a tachometer or encoder. Because the system is open loop, the problems of feedback loop phase shift and resultant instability common to servo drives are eliminated. However, if desired, a minor loop may be closed around the stepper motor with an encoder for system performance enhancement.

Stepper motors are available in a range of frame sizes and with standard step angles of 0.72 , 1.8 , 5 , 15 , 18 degrees and 0.9, 2.5, 7.5, 9 degrees (half-angle) with

step accuracies of 3 per cent or 5 per cent noncumulative.

A. Operation

Stepper motors operate on phase-switched d.c. power. If the motor is a 1.8 degree per step motor, the shaft advances 200 steps per revolution when a four-step input sequence (full-step mode) is used and 400 steps per revolution (0.9 degree per step) when an eight-step input sequence (half-step mode) is used.

STEP	SW1	SW2	SW3	SW4
1	ON	OFF	ON	OFF
2	ON	OFF	OFF	ON
3	OFF	ON	OFF	ON
4	OFF	ON	ON	OFF
1	ON	OFF	ON	OFF

(FULL-STEP MODE)

TABLE 2.1 Four-step input sequence




FIGURE 2.1 DC Stepping circuit

STEP	SW1	SW2	SW3	SW4
1	ON	OFF	ON	OFF
2	ON	OFF	OFF	OFF
3	ON	OFF	OFF	ON
4	OFF	OFF	OFF	ON
5	OFF	ON	OFF	ON
6	OFF	ON	OFF	OFF
7	OFF	ON	ON	OFF
8	OFF	OFF	ON	OFF
1	ON	OFF	ON	OFF

(HALF-STEP MODE)

TABLE 2.2 Eight-step input sequence

1-2-3-4-1 sequence in full-step mode, and 1-2-3-4-5-6-7-8-1 sequence in half-step mode provide clockwise rotation of the shaft of the motor. For counter-clockwise rotation of the shaft, switching steps are performed in the following order : 1-4-3-2-1 in full-step, 1-8-7-6-5-4-3-2-1 in half-step mode.

Apart from the Four-step and Eight-step drive methods, there is one more drive method which is called Wave Drive. Energizing only one winding at a time is the so-called Wave Excitation.

STEP	SW1	SW2	SW3	SW4
1	ON	OFF	OFF	OFF
2	OFF	OFF	OFF	ON
3	OFF	ON	OFF	OFF
4	OFF	OFF	ON	OFF

TABLE 2.3 Wave Drive

This type of excitation also produces the same increment as the four-step sequence. Since only one winding is on, the hold and running torque with rated voltage applied will be reduced 30 per cent. Within limits, the voltage can be increased to bring output power back to rated torque value. The advantage of this type of drive is increased efficiency while the disadvantage is decreased step accuracy.

Also in the multiple stepping case, the pulses can be timed to shape the velocity of the motion, slow during start, accelerate to maximum velocity, then decelerate to stop with minimum ringing.

## B. Torque

### 1. Holding Torque

At standstill (zero step per second and rated current) the torque required to deflect the rotor a full step is called the holding torque. Normally, the holding torque is higher than the running torque and thus acts as a strong brake in holding a load. Since deflection varies with load, the higher the holding torque the more accurate the position will be held.

### 2. Residual Torque

The non-energized detent torque of a permanent-magnet stepper motor is called Residual Torque. As a result of the permanent magnet flux and bearing friction, it has a value of approximately 1/10 the holding torque. This characteristic of permanent magnet steppers is useful in holding a load in

the proper position even when the motor is de-energized. The position however will not be held as accurately as when the motor is energized.

### 3. Dynamic Torque

A typical speed/torque characteristic curve is shown below.




Figure 2.2 Airpax K82402 L/R Stepper Speed/Torque

The Start Without Error curve shows what torque load the motor can start and stop without loss of a step when started and stopped at a constant step or a pulse rate.

The Running curve is the torque available when the motor is slowly accelerated to the operating stepping rate. It is the actual dynamic torque produced by the motor. This curve is also called the SLEW curve.

The difference between the Running and the Start Without Error torque curves is the torque lost due to the accelerating the motor rotor inertia.

### C. Resonance

When a stepper motor is operated at its natural frequency, typically 90 to 160 steps per second, depending on motor type, an increase in the audio and vibration level of the motor may occur. The frequencies at which this resonance will occur vary widely depending on the characteristics of the load.

In some cases, the motor can oscillate or lose steps, while in other applications, resonance may not be experienced. Where resonance does occur, an increase in inertial loading will usually allow operation at these frequencies.

A permanent magnet stepper motor, however, will not exhibit the instability and loss of steps often found in variable reluctance stepper motors since the permanent magnet motors have higher rotor inertia and a stronger detent torque.

### D. Bipolar & Unipolar Operation

There are steppers with either 2 coil bipolar or 4 coil unipolar windings.

The stator flux with bipolar winding is reversed by reversing the current in the winding. It requires a push-pull bipolar drive as shown in Figure 2.3. One must be careful in the design of the circuit so that the transistors in series do not short the power supply by turning on at the same time. Properly operated, the bipolar winding gives the optimum motor performance at low to medium step rates.

A unipolar winding has two coils wound on the same





Figure 2.3 Bipolar Switching Sequence

bobin per stator half. Flux is reversed by energizing one coil or the other coil from a single power supply. Unipolar case allows the drive circuit to be simplified. Only four power switches are required, and the timing is not as critical as in the bipolar case, (refer to figure 2.4) to prevent the short through two transistors.



STEP	Q1	Q2	Q3	Q4
1	ON	OFF	ON	OFF
2	ON	OFF	OFF	ON
3	OFF	ON	OFF	ON
4	OFF	ON	ON	OFF
1	ON	OFF	ON	OFF

↓  
 CW  
 Rotation
 

 ↑  
 CCW  
 Rotation

Figure 2.4 Unipolar Switching Sequence

For the unipolar motor to have the same number of turns per winding as the bipolar motor, the wire diameter must be decreased and therefore the resistance increased. This results 30 per cent less torque for the unipolar motor at low step rates. At higher rates, torque outputs are equal.



### E. Performance Improvement & Drive Types

If a motor is operated at a fixed rated voltage and if its frequency (i.e. its step rate) is tried to be increased, the torque output decreases because of the rise time of the coil which limits the power delivered to the motor. And this effect is due to the inductance to resistance ratio of the circuit.

This may be compensated by raising the power supply voltage and adding a series resistor (as shown in figure 2.5) or by increasing the power supply voltage to obtain a constant current as the step rate increases.




Figure 2.5 L / 4R Drive

For L/4R drive, series resistor is selected three times the motor winding resistance. Supply voltage is increased to four times the motor rated voltage. It can easily be

understood that power supplied to the system also increases by a factor of four with respect to L/R drive.

For power minimization, bi-level or chopper drives may be selected.

### 1. Bi-level Drive

At zero step per second, this type of drive holds the motor at a lower voltage than rated voltage, and higher voltage when stepping. It is most efficient when operated at a fixed, constant stepping rate.




Figure 2.6 Bi-level Drive (Unipolar)

The high voltage source is put on through a current sensing resistor or by the circuit in figure 2.6 which uses

the inductively generated turnoff current spikes to control the voltage. At standstill, the low voltage source energizes the motor windings. As the stepping sequence is fed to the windings, diodes  $D_{1,2,3,4}$  are used to make the high voltage transistors  $Q_{1,2}$  conduct.

## 2. Chopper Drive

Such a drive maintains an average current level, using a current sensing resistor to turn on the high voltage supply until an upper current level is obtained, and turn off the high voltage until a low level is sensed. Then it turns on the high voltage again.

This type of drive is best for fast acceleration and variable frequency applications, and more efficient than a constant current amplifier regulated supply. In a chopper drive, the voltage supply must be five to ten times the motor voltage rating.

### F. Transient Voltage Suppression

Transient voltages are generated as current is switched through the windings during stepping. These voltages can cause faulty operation and damage the motor or drive components unless a means of limiting or removing them is provided. The most common method for suppressing transient voltages is to use shunting diodes across each winding. Since this reduces torque, voltage is allowed to rise to more than twice the supply voltage across the switching transistors.

In order to achieve this, a zener or a series resistor is added for faster induced field, faster current decay, better performance.

#### G. Performance Limitations

Increasing the voltage to a stepper motor at stand-still or low stepping rates will produce a proportionally higher torque until the magnetic flux paths within the motor saturate. As the motor nears saturation, it becomes less efficient and thus does not justify the additional power input.

The maximum speed a stepper can be driven is limited by hysteresis and eddy current losses. At some rate, the heating effects of these losses limit any further effort to get more speed or torque output by driving the motor harder.

## II. CHARACTERISTICS OF THE STEPPERS USED IN THIS PROJECT

Stepper motors used in the proposed project have the following specifications whose related performance charts are given in the appendix.

Manufacturer: ORIENTAL MOTORS

Type: PH296-03

Voltage: 14 V

Current per phase: 0.7 A/phase

Holding torque: 174 oz-in (123 N cm)

Resistance per phase: 20 ohms/phase

Inductance per phase: 60 mH/phase

Working temperature range:  $-10^{\circ}\text{C}$  to  $50^{\circ}\text{C}$  ( $14^{\circ}\text{F}$  to  $122^{\circ}\text{F}$ )

Temperature rise:  $80^{\circ}\text{C}$  ( $176^{\circ}\text{F}$ )

Insulation type: Class B

Insulation resistance: 100 M $\Omega$  or more when megger  
reading is DC 500 V

Dielectric strength: Withstands in normal when impressing  
0.5 kV at 60 Hz. between the windings  
and the frame for one minute

## CHAPTER 3

## SYSTEM HARDWARE

Hardware of the system consists of the following the blocks and explained as listed.

- A. Z-80 microprocessor card
- B. Mechanical Assembly of the Scanner
- C. Stepper Motor Drivers
- D. Detector
- E. Power Supply

Although each heading above will be considered in detail ,main spec's of the hardware are;

- i. Z-80 is used as the CPU, and a Z-80 PIO for input/output purposes.
- ii. Control programs are about three Kbytes long and stored in two 2716 EPROMs.
- iii. Maximum scanning area of the system is 220mm by 150 mm (x,y) mechanically.
- iv. System scans the nodes of a grid pattern whose nodes are 1/20 inch (1.27mm) apart.
- v. Since a two kilobyte random access memory is used in the system, memory available for storing the hole-position information limits the card size to 170mm by 140mm (x,y), because RAM is also used as a stack and a general purpose store area for program constants.

### A. Z-80 Microprocessor Card

In the design of the system, Z-80 microprocessor is chosen as the CPU, whose block diagram of the internal structure is shown in the below figure.




Figure 3.1 Z-80 CPU Block Diagram

Z-80 is an 8-bit processor with eighteen 8-bit registers, and four 16-bit registers. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or in pairs as 16-bit registers. There are also two sets of accumulator and flag registers.

Z-80 CPU can execute 158 different instruction types including all 78 of the 8080A CPU. The instructions can be broken down into the following major groups:

- a. Load and Exchange
- b. Block Transfer and Search
- c. Arithmetic and Logical
- d. Rotate and Shift
- e. Bit Manipulation (set, reset, test)
- f. Jump, Call and Return
- g. Input/Output
- h. Basic CPU Control

Also, the type of addressing modes available in Z-80 CPU include; Immediate, Immediate Extended, Modified Page Zero, Relative, Extended, Indexed, Register, Implied, Register Indirect and Bit Addressing modes.

Apart from Non Maskable Interrupt, the CPU can be programmed in any one of the three maskable interrupt modes, MODE 0, 1, 2.

Details of the above mentioned characteristics of the Z-80 CPU can be found in the Appendix.

Input & Output actions are done by Z-80 PIO Parallel I/O which has two parts and provides a TTL compatible interface between peripherals and Z-80 CPU.

Memory devices are; 2 EPROMS of 2716 type and a RAM, 6116 F-3, 2kx8 bit capacity.

System clock frequency is 2.0MHz which is obtained from 4.00 MHz. crystal, dividing this by 2 using a D-type flip-flop.



Address Decoding of the system is done as shown below:




Figure 3.2 Address Decoding Circuitry

This scheme of decoding gives such a memory layout;

0000 - 07FF	EPROM1
0800 - 0FFF	EPROM2.
1000 - 7FFF	Unclassified
8000 - 87FF	RAM

Table 3.1 Memory Layout of the System

Mode 2 interrupt mode is selected in order to connect control switches to the system. Using this mode a table of 16-bit starting addresses is obtained for every input service routine. When an interrupt is accepted, a 16-bit pointer is formed to obtain the desired interrupt service routine starting address from the table. The upper 8 bits are loaded to the I register, where the lower eight bits of the pointer are

supplied by the interrupting switches. But only 7 bits can be used, as the least significant bit must be zero. This is required since the pointer is used to get two adjacent bytes to form a complete 16-bit service routine starting address and the addresses must always start in even locations.

This mode is used together with the hardware below.




Figure 3.3 Interrupt Hardware

When one of the switches connected to interrupt inputs is drawn to ground, NAND gate output goes high and sends a 1.3 microseconds interrupt pulse through capacitor, resistor network, and at this moment, 74LS373 Octal Transparent Latch is enabled and it latches the data on its input. Meanwhile the CPU generates an  $\overline{INTA}$  signal which enables the output of the latch, placing the data taken from the switches to the data bus. This information supplies the lower 8-bits of the 16-bit address. Thus CPU jumps to the desired location to run the special program, this specific switch wants to run.

First, Port A of PIO is programmed as output, Port B as input. Then, after, detection and scanning program, Port B also, is programmed as output.

#### RESET ROUTINE

0000	31E587	LD SP, 87E5H
0003	ED5E	IM 2
0005	3E07	LD A, 07
0007	ED47	LD I, A
0009	3E0F	LD A, 0FH
000B	D302	OUT (02), A
000D	3E4F	LD A, 4FH
000F	D303	OUT (03), A
0011	AF	XOR A
0012	D300	OUT (00), A
0014	FB	EI
0015	76	HALT

Table 3.2 Reset Routine

This routine, sets stack pointer to 87E5H, chooses interrupt mode 2, loads I register with 07, programs A port of PIO as output and B port as input.

Interrupt Service Routine Starting Addresses:

START	Switch	-	07BE	:	1F
			07BF	:	00
STOP	Switch	-	07DE	:	25
			07DF	:	07
Pos-x	Switch	-	07FC	:	00
			07FD	:	07
Neg-x	Switch	-	07FA	:	40
			07FB	:	07
Pos-y	Switch	-	07F6	:	65
			07F7	:	07
Neg-y	Switch	-	07EE	:	D0
			07EF	:	06

Table 3.3

NMI is connected to the emergency switch on the control panel. Output Port A is connected to the stepper-motor drivers: 4-least significant pins to x-motor, 4-most significant pins to y-motor. Input Port B is connected to the detector circuitry (Pin B0). The other six pins are grounded. But Pin B7 is connected as shown below:




Figure 3.4 Drill Simulator

This circuit enables us to simulate the drilling process when the detector comes onto a dot, as if it is drilling the hole, the LED flashes. During these operations Port B is also programmed as output port.

## B. Mechanical Assembly of the Scanner

Stage scanner used in this system is mainly composed of two stages mounted on top of each other with the following specifications.

Since for this very special application, in which very high precision motion is needed, the lead-screws and their corresponding nuts should not impose any backlash to the system. Although there are ways to avoid this phenomena such as coupling the lead-screws with adjustable nuts or using spring systems, in the prototype, backlash did not cause any trouble, which is one of the best spec's of the mechanical system.

Mechanical system, from bottom to up is made up of:

- 1) Base Plate (dim. 260 x 350 x 4mm )
- 2) y-stage (dim. 420 x 195 x 4mm )
- 3) x-stage (dim. 270 x 220 x 4mm )
- 4) Glass Plate (dim. 270 x 220 x 4mm )

Base plate holds the two vertical plates between which the lead-screw and the carrier-shafts are mounted that carry the y-stage.

Y-stage is on top of a carrier-sub-plate which is mounted onto the nut and the linear bearing housings by which a free slide on the shafts can be achieved. Y-stage holds the other two vertical plates. On these vertical plates, the other carrier-shaft pair and the other lead-screw is found. All stages and plates are aluminum.

X-stage, like y-stage is also carried by another sub-plate which is mounted to the nut of this lead-screw.

Mechanical system, being as mentioned above, uses linear motion bearings which gives the stages almost frictionless, smooth linear motion. Each stage has 4 of these bearings, (IKO, D=16 type) imposing a balanced load to the carrier-shafts. Diameter of the shafts is 16mm.

Lead screws have 8 threads per inch. Meaning that, one revolution of the screw moves the nut  $1/8$  inch. Since the stepper motors, used in this system, have 1.8 degree step angle, giving one revolution with 200 pulses, as a result, one pulse to the steppers moves the stages  $1/1600$  inch. Since no-backlash is experienced, this  $1/1600$  inch happens to be the resolution of the system described.

Coupling between the shafts of the steppers' and the lead-screws is done as shown below:




Figure 3.5 Motor Coupling

On top of the x-stage, a glass-plate is mounted on which the dot-mask is placed for processing. Glass plate, x-plate combination can be seen in the below figure:




Figure 3.6 X-stage

The mechanical assembly, having the previously mentioned characteristics, gives a scanning area of 220 mm by 150 mm.

(x , y)



### C. Stepper Motor Drivers

Although the drive circuitry of a stepper motor has to be determined according to the requirements of the application (such as the amount of torque needed, speed, acceleration) stepper motors which are used in the system were available before the mechanical assembly (i.e. stage scanner) is realized. So, there was the obligation of making a suitable drive circuitry for these stepper motors considering how a scanner design may be the best for the application.

Since in this application, scanning is done with very small intervals (1.27mm), time is a very important factor in the process. So, motors have to be forced to be driven at the probable maximum speed, by acceleration, steering at that speed and deceleration finally.

Mechanical assembly is so designed that almost frictionless movement is obtained which means that there was no need for high torque output from the steppers. This characteristic of the scanner created a chance to speed up the stepper motors.

When speed vs torque characteristic of the steppers is examined, it is seen that as speed increases, torque output decreases accordingly. Since slow constant speed is also needed when acceleration is not possible because of short paths, studying the Start without Error Curve (the stepping rate which a motor can start and stop without losing a step) indicated that, a speed around 200 steps per second, will be good enough for the constant speed requirements.

Since high torque output is not needed for this application, it is decided to choose a drive circuitry which is best for fast acceleration and variable frequency operation; and a chopper drive is preferred after studying the drive types.

An inductor of inductance  $L$ , having resistance  $R$ , behaves according to the below formula when a voltage  $V$  is applied on its terminals:

$$V = L \frac{di}{dt} + Ri$$

Taking Laplace Transform, we get,

$$\frac{V}{s} = sLI(s) + RI(s)$$

$$I(s) = \frac{V}{s(sL+R)} = \frac{(V/R)}{s} - \frac{(V/R)}{s + \frac{R}{L}}$$

$$I(t) = \frac{V}{R} (1 - \exp(-tR/L))$$

In our case we equate the above equation to 0.7 A rated current, and we obtain,

$$0.7 = \frac{V}{20} (1 - \exp(-t/3 \times 10^{-3})) \quad \text{where } R=20 \text{ ohms}$$

$$L=60 \text{ mH}$$

From here,

$$t = -3 \times 10^{-3} (\ln (1 - \frac{14}{V}))$$

If  $V=30$  V, then  $t=1.8$  ms.

If  $V=42$  V, then  $t=1.2$  ms.

It is seen that increasing the voltage applied to a winding, increases the time to reach a specific current. From the above equation, we deduce that a voltage of approximately 42 volts can give an operation frequency of 834 Hertz. This fact is one of the important design criteria of the motor drivers.


Drive circuitry of one stepper motor is designed as in figure 3.7, and the operation of the circuit is as the following:

According to the coming excitation pulse sequence from the microprocessor card, to either one of the transistors  $Q_{2A}$ ,  $Q_{5A}$ ,  $Q_{2B}$ ,  $Q_{5B}$ , corresponding motor winding is chosen and connected to the high voltage through power transistors,  $Q_{1A}$ , and  $Q_{1B}$ , until the rated current of the windings is reached.

This rated current is detected on current sensing resistors  $R_{5A}$  and  $R_{5B}$ , turning on transistors  $Q_{6A}$  and  $Q_{6B}$ , which draw  $Q_{1A}$  and  $Q_{1B}$  into cut-off. At this moment, the low voltage supply is connected to the windings in order to prohibit the power that will be dissipated on  $Q_{1A}$  and  $Q_{1B}$  when rated current is passing through.

Diodes  $D_{3A}$ ,  $D_{4A}$ ,  $D_{3B}$ ,  $D_{4B}$  and zener diodes  $Z_A$  and  $Z_B$  are for voltage suppression purposes in order to protect the circuitry from high voltage inductive spikes that may be generated. Diodes  $D_{2A}$  and  $D_{2B}$  are to inhibit reverse current to low voltage supply, while diodes  $D_{5A}$ ,  $D_{6A}$ ,  $D_{5B}$ ,  $D_{6B}$  are included in order to avoid negative spikes through windings.

Figure 3.7 Motor Driver Circuitry



### D. Detector

Detection system consists of the following components:

- 1- A photo-transistor as a detector
- 2- Lamp (12 V)
- 3- Comparator (LM 324)

Photo-transistor is connected in common-emitter mode, collector voltage being the output. Its base being excited by radiation, photo-transistor gives an output according to the light intensity falling onto the base. Thus, voltage seen on its collector vary with light.

In order to obtain sharp transitions and stable voltages, a comparator is connected to the collector of the photo-transistor as shown in figure 3.8.




Figure 3.8 Detector Circuitry

By using the potentiometer, the offset voltage is set to 1.2 V, which means that, when the voltage at the collector of the photo-transistor rises to or above 1.2 V, the comparator raises its output to high (4 V). Below 1.2 volts, output is at low level (0.55 V).

In the Z-80 PIO specifications, input low voltage is given as 0.8 V, and input high voltage as minimum 2 V. Since comparator output is connected to Z-80 PIO pin B $\emptyset$ , a wrong data input is avoided, which can be encountered due to the oscillations.

This information coming from the detector through the comparator is used to decide whether there is a hole or not at that node.

Since the photo-transistor has a very narrow sensitivity angle, the lamp has to be located in perfect alignment with the photo-transistor. Also, a diaphragm is put on to the lamp, to show only the filament to the photo-transistor.

### E. Power Supply

Voltage levels required in the system are:

- 1) 42 V for the high voltage side of the drivers
- 2) 18 V for the low voltage side of the drivers
- 3) 10-12 V for the lamp
- 4) 5 V for the processor-card, detector, comparator

High voltage is obtained just by rectification through diodes, and filtering by capacitors using a 32 V AC supply as shown in figure 3.9.




Figure 3.9 High Voltage Supply

Although the output of the above circuitry is around 45 volts at no load, when loaded output drops to 42 volts, which is sufficient to fulfill the high voltage requirement of the driver card.

Other voltage levels are obtained using voltage regulator IC's, as given in figure 3.10. Voltage levels, 18 and 5 volts are derived from 7818 and 7805 regulators with 1 A ratings. Lamp voltage is supplied by using a 723 IC (Variable Voltage Regulator). This supply is made variable in order to

set the intensity of the lamp to a level so that the photo-transistor output voltage can be at the optimum level.




Figure 3.10 Low Voltage Supplies

Approximately 500 mA is drawn from the 45 V supply, and 700 mA from the above supply card (200-250 mA processor-card, 70-80 mA lamp, 350 mA driver).



## CHAPTER 4

## SYSTEM SOFTWARE

System software can be divided into four main program blocks:

- i. Line Detection Program
- ii. Frame-length Detection Program
- iii. Scanning & Store Hole-Positions Program
- iv. Drilling Program

There are also a few sub-programs which are used in each of the above mentioned programs, and these include;

- a. Constant Delay & Variable Delay Programs
- b. Acceleration & Deceleration subroutines
- c. Constant Speed Subroutines

## A. SUBROUTINES

### I. Constant Delay

This delay routine is used at constant speed movement programs. (Routine DLY). It is 8017 T cycles long. Since system clock frequency is 2 MHz. (one T cycle is 0.5 microseconds), this gives us a delay of;

$$8017 \times 0.5 \times 10^{-6} = 4.0085 \text{ msec. (249 Hz)}$$

### II. Variable Delay

The Variable Delay routine is used where a delay of different durations is needed, namely in the acceleration, maximum speed and deceleration routines (Routine VDLY). Its delay is given by the relation below:

$$((133 \times 0.5 \times 10^{-6}) M) + 5 \text{ microseconds}$$

Multiplier M, is loaded before the VDLY routine is called, and it determines the duration of the delay.

### III. Constant Speed Subroutines

As mentioned before, in order to rotate the rotor of the stepper motor, a four-bit pattern must be sent to the appropriate windings in a special sequence. These patterns are A, 9, 5, 6 in hexadecimal form (1010, 1001, 0101, 0110 in binary) for clockwise rotation; 6, 5, 9, A in hex. for counter-clockwise rotation.

'A' port of the PIO is used to output these patterns. The least significant four bits ( 03, 02, 01, 00 ) are connected

to X-motor, the rest ( 07,06,05,04 ) to the Y-motor through the motor drivers.

Since one port is used for both of the stepper motors and one of the motors should be in standstill state while the other is rotating, the bit patterns of the motors should be stored in the memory as shown below for use in the routines.

Memory Address	Bit Pattern	
Ø7AØ H	ØA H	
Ø7A1 H	Ø9 H	
Ø7A2 H	Ø5 H	For X-Motor
Ø7A3 H	Ø6 H	
<hr/>		
Ø7BØ H	AØ H	
Ø7B1 H	9Ø H	
Ø7B2 H	5Ø H	For Y-Motor
Ø7B3 H	6Ø H	

Table 4.1 Motor Constants

As it is seen from the table, most significant four bits of the x-motor bit patterns, and the least significant four bits of the y-motor bit patterns are zeroes, not to energize the other motor windings while one of them is rotating, therefore not drawing excess current at standstill.

Using the above mentioned bit patterns and delay routine DLY, the constant speed routines are written as shown in the following figure 4.1.




Figure 4.1 X-motor CCW Constant Speed Routine

Since one step of the stepper motor gives a 1/1600 inch linear motion; in order to move one grid length that is 1/20 inch, motor has to be stepped 80 times (80 Decimal = 50 Hex.).

In these constant speed routines H register of the processor is used as the step counter. At every 80 step count,

the routine repeats itself to move one more grid length.

Figure 4.1 is the flowchart of the routine to move the x-motor such that the upper (x-table) stage moves in positive-x direction (i.e. away from the motor).

There are four routines, which are called by using the interrupt mode 2 of the Z-80 through the control panel switches, giving manual control of the X and Y stages by which the detector can be positioned on the dot mask anywhere desired. These are negative and positive X and Y direction movement routines, located at;

Ø7ØØ H : X-Stage, Positive-X (away from the motor)

Ø74Ø H : X-Stage, Negative-X (towards the motor)

Ø765 H : Y-Stage, Positive-Y (towards the motor)

Ø6DØ H : Y-Stage, Negative-Y (away from the motor)

These routines move the stages continuously until the STOP button is pressed on the control panel.

#### IV. Acceleration & Deceleration Routines

Acceleration and deceleration routines are written using the same logic of the constant speed routines, but varying the delay durations. Delays are determined according to the acceleration and deceleration constants determined experimentally by running the stepper motors until the desired profile is reached, and these constants are listed in table 4.2.

Acceleration takes place in eleven steps, reaching a speed of 791 steps/sec at the final step giving a profile as shown in figure 4.2.

Address	Constant	Step Rate(steps/sec)
Ø7CØ	3F	238
Ø7C1	3D	245
Ø7C2	3A	260
Ø7C3	34	289
Ø7C4	2B	349
Ø7C5	25	406
Ø7C6	2Ø	470
Ø7C7	1A	578
Ø7C8	17	654
Ø7C9	15	716
Ø7CA	13	791

Table 4.2 Acceleration Constants

Speed(steps/sec)




Figure 4.2 Acceleration/Deceleration Profile

Deceleration constants are the same as acceleration constants, first constant being the last one in table 4.2, and they are written into memory locations from  $\text{07D0}$  to  $\text{07D9}$ .

The flowchart of an acceleration routine is given in figure 4.3, on the next page.

In the deceleration case, IY index register is loaded with  $\text{07D0}$  which is the starting address of the deceleration constants, and register C is loaded with  $\text{0AH}$  because deceleration takes place in ten steps.

After acceleration, motors are fed with a 835 steps per second pulse rate, increasing the speed of the stages to their maximum velocity.




Figure 4.3 Acceleration Routine Flowchart




## B. MAIN PROGRAMS

## I. Line Detection Program

In general, this program searches the frame lines, and locates the detector on the top right corner of the ring mask. Program operates as follows:

- 1). Detector moves up (y-stage moves in negative-y direction) in 4-step intervals and inputs data through port 1.
  - a. If input is zero (that is no hole), program returns to 1), in order to move 4 more steps.
  - b. If input is 'one' (that is hole-position or frame-line), detector is moved 68 more steps in order to measure the depth of the blackness, taking data at every 4-step.
    - i. If a zero is detected in one of these 4-step movements, program returns to 1). for further search.
    - ii. If a zero is not detected (meaning that all of these 4-step movements give high(one)), program decides that it has found the upper frame line of the card. Because the maximum possible diameter of a hole position is 54 steps.



$$3X = 80, X = 27$$

$$\text{Diameter of a dot} = 2X = 54 \text{ steps}$$

Figure 4.4 Dot dimensions

2). Then the detector steps back from the upper line by the amount it entered plus one grid length, giving a total of 150 steps.

3). After these operations, detector moves towards right (x-stage moves in negative-x direction, towards motor), inputting data at every 4-step.

a. If a zero is detected, detector continues its movement in the same manner as explained in 3).


b. If a high level is detected, this is for sure the right side frame line, because as explained in the 'operating the system' section, there should not be any dots, one grid below the upper frame-line.

4). Detector then moves one grid length in the opposite direction (towards left), and stops a moment to continue with the next program.

This final location of the detector after this line-detection program, is the zero-position reference point, there-after all calculations and length measurements are done according to this position.

Flowchart of this program is given in figure 4.5.








Figure 4.5 Flowchart of Line-Detection program

## II. Frame-Length Detection Program

This program measures the x and y lengths of the frame of the card and operates as follows:

1). Detector moves towards left (x-stage moves in positive-x direction, away from the motor) with constant speed of 246 pulses/sec., incrementing the grid counter at every 80 step, until the detector observes the left-side line of the frame.


2). Then this length information in its grid counter is stored (by subtracting 2) into the memory location XLNGTH. Two is subtracted because detector could have entered the frame just at the end of the grid length, and the other grid is subtracted to leave one grid empty on every side of the card.

3). Since acceleration and deceleration steps add up to 21, (11 grids for acceleration, 10 for deceleration), this number is compared with the x-length measured by the system. If x-length is greater than 21 grids, system returns to zero position by accelerating to maximum speed. If smaller or equal to 21, then it returns with constant speed.

4). Y-length is also measured in the same way as explained in 1, 2, 3 above. This time, same control signals and step commands are sent to the y-motor. Thus, bottom-stage moves and performs the same procedures. Y-length is stored into YLNGTH, and detector finally returns to zero-position.

Flowchart is given in figure 4.6.

# Frame-length Detection Program






Figure 4.6



### III. Scanning and Store Programs.

This program scans the whole card in meander pattern taking data at every 1/20 inch interval (which is the node separation of the grid), and storing the data taken according to a pattern given in the STORE routine for further processing in the DRILLING program. The operation of this program is as follows:

1). Program first determines whether the scanning will take place at constant speed or in the maximum speed mode. Decision is made according to the length in the x-direction (LNGTHX). If x-length is greater than 21 grids (sum of acceleration and deceleration steps), then program enters the maximum speed mode. If not, scanning is done at constant speed (scanning with CSCAN routine).

2). Scanning is done in the following manner when the maximum speed mode is selected due to XLNGTH.

a. Since XLNGTH is known, and sum of acceleration and deceleration steps is 21, length which will be travelled with maximum speed is calculated by subtracting 21 from XLNGTH and storing this value into memory location XPATH.

b. Scanning of the line, is done first by acceleration and taking data at every node by calling the STORE routine. Then stage reaches its maximum speed, travels at this speed by the length in XPATH (again taking data at each node by STORE routine) and decelerates in ten steps and stops at the end of the line.

Odd numbered lines are scanned from right to left, while the even numbered lines are scanned from left to

right in the same format explained in 2.b.

c. At the end of every line, LASTST (Last Store) routine is called. Since data (hole-position information) are stored in 8-bit blocks into the memory, even though a byte is not completely filled at the end of a line, it is stored half-full, to prepare the store routine for the new coming data belonging to the next line to be scanned.

3). After the above mentioned steps, the y-stage moves down one grid, and the y-length is decremented by one.

a. If y-length is not covered totally, that is if the scanning of the card is not finished, scanning procedure continues as explained in 2a, b.

b. If the scanning of the card is finished at the end of an odd-numbered line, detector is returned to zero-position by a routine called SRTNZ1 which first makes the x-stage move by XLNGTH long (with or without acceleration depending on the x-length), and then the y-stage, YLNGTH long.


c. If the scanning is finished at the end of an even numbered line, program jumps to SRTNZ2 which is a part of the program SRTNZ1, to move the y-stage until the detector is again placed at the top right corner (zero position) of the card. (Returning to zero position is necessary for the drilling process).

4). Sub-routine STORE is the main part of the scanning and detection program, whose operation is as follows:

a. After exchanging registers, accumulator and flags currently used with the other register set, routine inputs data from port 1 (which is the input port).

b. Then retrieves the previous hole-position

information byte from memory location LOC2, rotates right and performs logical OR operation on this byte with the new input byte as shown below.



c. LOC1 holds the bit count. In the beginning, it contains 8, but decremented after each above mentioned operations are performed. When LOC1 is decremented to zero, meaning that 8 consecutive hole-position information is read, and one byte is filled. Then routine jumps to STM (Store to memory) routine within the STORE program.

d. STM routine retrieves the data from LOC2, rotate right one more time, and store this form into the memory location, in which STAM (Starting Address of Memory) contains. Initially, STAM contains  $8000H$ , which is the first RAM location in the system. After each byte-store, STAM content is incremented by one, LOC2 is cleared, and LOC1 is loaded with  $08$ , in order to process the new coming data.

e. LASTST routine (Last Store), within the routine STORE, stores whatever data are in LOC2, after rotating the content LOC1 times in order to make this data fit to the reading sequence.


STORE routine takes 118 T cycles (59 micro-sec.) if a store to memory is not performed, and 233 T cycles, if performed (116.5 micro-sec.). This means that the routine is fast enough to function properly even when motors are running at their maximum speed without imposing any constraints to speed.


5). Constant speed scanning routine CSCAN uses MVINXL, MVINXR and MVINYD which are constant speed routines and the scanning of the card is the same as in the maximum speed case, also utilizing STORE routine for hole-position detection.

Flowcharts of these routines are given in figures 4.7 ,4.8 ,4.9.

In figure 4.11, detector movement in each program is given schematically.

### Scanning Program





STOP  
DELAY(0.1sec)

WAY ← ∅1  
Call MVINYD  
DELAY(0.1sec)

L ← L-1

L ≐ ∅

SRTNZ1

Call STORE

Move the detector  
to 'right' the same  
as given in the  
dotted box above

STOP  
DELAY(0.1sec)

WAY ← ∅1  
Call MVINYD  
DELAY(0.1sec)

L ← L-1

E





Figure 4.7 Scanning &amp; Detection Program

### CSCAN (Constant Speed Scanning) Routine







Figure 4.8 CSCAN Routine



STORE Routine



LASTST Routine





Figure 4.9 STORE & LASTST Routines

---

 SRTNZ1 Routine
 

---




---

 SRTNZ2 Routine
 

---






Figure 4.10 SRTNZ1 &amp; SRTNZ2 Routines

### I. Line Detection Program



### II. Frame-length Measurement Program

Return-path  
is the same  
line



### III. Scanning Program (meander pattern)




Figure 4.11 Detector Movements in each program

#### IV. DRILLING Program

This program retrieves the hole-position information from the memory and performs the drilling process according to these data using an optimum-path algorithm, which operates as follows:

1). Routine first clears certain areas of RAM which will be used during the program, and does some initialization by loading data to appropriate registers. Since the scanning of the card is done first from right to left, then from left to right, the drilling program also, operates in a different fashion when lines are odd-numbered or even. The data of an odd-numbered line are processed as described.

a. One byte of information is taken from memory and bit by bit a '1' is looked for. At every test, incremented x-length value is decremented (which is in fact the node number on this line). Zeros do not cause branching, but when a '1' is encountered, its location on that line is written in to the memory starting from FRSTIX (8730H). By not considering zeroes in a byte, routine only records the locations of '1's till the line ends.

For example, if the x-length of the card is 100, this means there are 100 grids, but 101 nodes. There is the possibility of having 101 hole-positions on this line. This number is decremented every time a bit in a byte is tested. For instance, when a '1' is found in a byte and the register contains 69. This '1' is said to be at node 69, beginning being the 101st node whose position is at the rightmost side.

b. After this search till the end of the line,

memory location of the last stored hole-position is put into LASTIX, and the address of next byte to be tested in the second line is saved in SAVEHL.

c. Then a test is done whether there exists a hole or not on this specific line. If there is not a hole, one grid length is moved down in the y-direction and the routine jumps to FTR, to trace the second line.

i. If there is a hole, it is tested whether there is only one hole position. If it is so, hole location is compared with the OLDX (which is the old location of the motor in the previous line. In the beginning, motor position is the XINC, incremented x-length value). Comparison decides whether hole is at the left or at the right of the old motor position. If they happen to be at the same location, drilling is made, (in fact simulated by turning on a LED for a few seconds). If the hole is at the right side or at the left side of the motor, the distance to be travelled is calculated and moved to the hole location with or without acceleration depending on the distance between the hole position and OLDX.

ii. If there is not only one hole on this specific line, a test is made whether the first hole is at the right of the old position of the motor. If it is not, meaning that it is at its left, motor moves left to this first hole-position and performs the drilling from this point onwards from right to left. If the first hole is at the right of OLDX, a comparison is made between the distance of the first hole and OLDX, and the distance between last hole and OLDX. If first hole is nearer, motor moves towards right on to the first hole and starts drilling from here (from right to left). If the

last hole-position is nearer, motor moves towards left onto the last hole to perform the drilling from here (from left to right).

After the hole-positions are processed as explained and drilling is completed on this line, stage moves one grid in y-direction, and routine jumps to the second line trace section of the program. All of the above mentioned procedures are true only for odd numbered lines due to the fact that scanning and detection of hole positions are done in the same format and direction.

2). FTRACE routine searches the memory as in the STR routine, but it is for even numbered lines and hole locations are calculated differently.

a. When a '1' is found in a bit test, decremented value of XINC is subtracted from XL2 which is two-incremented x-length in order to make the grid node numbering system similar to the odd-lines. Because in the even-numbered line case, the first data are at the left side of the card whereas in the odd-lines, first data are at the rightmost side of the card.

b. After necessary store procedures are completed as in 1.b, a test is done whether there exists a hole or not on this line. If not, one grid is moved in y-direction, and control is passed to STRACE to trace the next line.

i. If there is only one hole, its location is compared with OLDX which determines whether hole is at the left or at the right of OLDX. And according to the direction decided by the comparison, motor is moved and the drilling is performed.

ii. If there are more than one hole, a test is made whether the first hole is on the left of OLDX. If not, motor moves towards right to drill this first hole, and continue with others from here on (from left to right). If there exists a hole at the left of OLDX, a comparison is made between the distance of first hole location and OLDX, with the distance of the last hole location and OLDX.



If the first hole is nearer, motor moves towards left to drill the first one and continue with others from left to right. If the last hole is nearer, it moves to right to drill the last hole, and drill the others from here to left.

After the drilling of all the holes on this line is completed, stage moves in y-direction one grid down, and checks whether the card is finished or not. If not, program jumps to the other line in order to continue the drilling. If the card is finished, detector (now being the drill), returns to zero-position and enters in a HALT state waiting for the command to drill the other card.


As it can be seen from the above explained drilling scheme, program utilizes an optimum-path algorithm which reduces the scanning time considerably during drilling.

The schematic explanation of how drilling is performed and the flowcharts are given in the following figures.


## Drilling of holes on odd-numbered lines




- a). If there is only one hole to be drilled, drill moves directly towards it according to its location(right or left). If it is just on it, it drills and moves to the other line.




- b). It searches right side, if no hole, it moves directly to the nearest hole and continues.




- c). If there is a hole on the right, distances A and B are compared. If A is smaller, it goes to right first, then continues to left.



- d). If B is smaller, it goes to left first, then drills towards right.



- e). If all of the holes are on the right, it goes to the nearest one and drills towards right.





- f). If it happens to be on a hole, and no holes on its left (or right) it drills this one, and continues drilling towards right (left)


Drilling is the same for even-lines, but it first looks on its left side due to the scanning format.





# Drilling Program

















Figure 4.11 Flowchart of Drilling Program  
(For odd-lines)

The flowchart of scanning and drilling the even-numbered lines, is about the same as given in Figure 4.11 with the differences as explained within the related parts of the drilling program section, and can be examined from the assembly language listing of the total program given in the appendix, from line number 0511.



## DISCUSSION & CONCLUSIONS

The stepper motors used in the system were high output torque, not fast steppers which were supplied before no calculation or work has been done, and they were not the best ones for this specific application where speed is a very important factor. Although, they are forced to be driven with a speed of 835 steps/sec, there are stepper motors that can operate with 4000 steps/sec, still supplying the torque needed in this system. Using such steppers could reduce the process time by a factor 5.

The construction of the mechanical stage scanner was so precise that either x or y direction stages had almost frictionless linear motion. This advantage of the assembly gave the chance of increasing the speed of the motors to their possible maximum stepping rate by losing some portion of the torque output. At maximum speed, which is 835 steps/sec stage moves with 1.325 cm/sec velocity (47.72 m/hr). At slow constant speed which is also the starting speed, 246 step/sec, stage moves with 0.39 cm/sec velocity (14.05 m/hr).

In the beginning of the project, it was thought that the backlash of such a mechanical scanner could be the most probable danger for the precision of the whole system. But there were no backlash experienced even after complicated movement schemes. In case, there were methods advised such as spring system or adjustable nuts on lead-screws.

Although the system operation, especially, the dot-mask preparation seems to be tedious, it is in fact straight forward and there are some advantages coming from the scanning

scheme due to this mask preparation. One of them is that, scanning is done only once, in order to determine the location of a hole-position and no need to calculate its origin, because y-coordinate of a hole is known when a line is about to be scanned, and only x-coordinate is determined for its exact location.

Drilling routine also brings a considerable amount of time reduction in the whole process by using the optimization algorithm.

After some mechanical modifications, system can be used as a real drilling machine utilizing its mentioned characteristics. Detector, lamp, glass plate combination can be designed to be replacable with the drill set, in order to perform the drilling process.

## APPENDICES

0000	XLNGTH	: EQU 87F0H	;Memory location for X-length
0001	XPATH	: EQU 87F1H	;Memory location for X-path
0002	YLNTH	: EQU 87F2H	;Memory location for Y-length
0003	YPATH	: EQU 87F3H	;Memory location for Y-path
0004	XSTEP1	: EQU 07A0H	;Location of first X-motor constant
0005	XSTEP4	: EQU 07A3H	;Location of last X-motor constant
0006	YSTEP1	: EQU 07B0H	;Location of first Y-motor constant
0007	YSTEP4	: EQU 07B3H	;Location of last Y-motor constant
0008	XINC	: EQU 87F4H	;Location of incremented x-length
0009	XL2	: EQU 87E8H	; " of twice " x-length
0010	LOC1	: EQU 87F5H	;Location of byte count
0011	LOC2	: EQU 87F6H	;Location of incomplete store byte
0012	STAM	: EQU 87FAH	;Starting address location of memory
0013	SAVEHL	: EQU 87EEH	;Location to save HL registers
0014	SAVEIX	: EQU 87FCH	;Location to save IX register
0015	LASTIX	: EQU 87F8H	; " to store last IX content
0016	OLDX	: EQU 87ECH	; " to store old position of motor
0017	FRSTIX	: EQU 8730H	; " to store first IX content
0018	PATH	: EQU 87F7H	;Location to store distance path
0019	WAY	: EQU 87EBH	;Location to store length way
0020	STRAM	: EQU 8000H	;Starting address of RAM
0021	A+DSTP	: EQU 15H	;Sum of acceleration+dec. steps
0022	ACOUNT	: EQU 0BH	;Acceleration steps
0023	DCOUNT	: EQU 0AH	;Deceleration steps
0024	COUNT	: EQU 04H	;Motor pulse sequence steps
0025	BYTE	: EQU 08H	;Bit count in a byte
0026	STEP	: EQU 01H	;One step length
0027	GRID	: EQU 50H	;One grid length, 80D steps
0028	MAXSPD	: EQU 12H	;Maximum speed constant

```

0029          LD IX,87F5H
0030          LD (IX+00),08H
0031          LD (IX+01),00H
0032          LD HL,8000H
0033          LD (STAM),HL
0034  NGY      : LD HL,YSTEP4      ;Frame Detection Program
0035          LD B,COUNT
0036  OUT      : LD A,(HL)          ;Move in 4-step sequence
0037          OUT (PORT0),A        ;and input data
0038          CALL DLY
0039          DEC HL
0040          DJNZ OUT
0041          JP NC,IN1
0042          DEC C
0043          JP Z,STOP
0044          IN A,(PORT1)
0045          BIT 0,A
0046          JP NZ,NGY
0047          CCF
0048          JP NGY
0049  IN1      : IN A,(PORT1)
0050          BIT 0,A
0051          JP Z,NGY              ;If input is zero continue
0052          LD C,11H              ;to move,if not move 68 more
0053          SCF                    ;steps to determine the depth
0054          JP NGY
0055  STOP     : XOR A
0056          OUT (PORT0),A
0057          LD B,FFH

```

```

0058 DEL1 : CALL DLY
0059      DJNZ DEL1
0060      LD C,29H ;Move out from the upper frame
0061 PSY : LD HL,YSTEP1
0062      LD B,COUNT
0063 OUT3 : LD A,(HL)
0064      OUT (PORT0),A
0065      CALL DLY
0066      INC HL
0067      DJNZ OUT3
0068      DEC C
0069      JP NZ,PSY
0070      XOR A
0071      OUT (PORT0),A
0072      LD B,FFH
0073 DEL2 : CALL DLY
0074      DJNZ DEL2
0075 NGX : LD HL,XSTEP1 ;Search for the right side
0076      LD B,COUNT ;frame line
0077 OUT2 : LD A,(HL)
0078      OUT (PORT0),A
0079      CALL DLY
0080      INC HL
0081      DJNZ OUT2
0082      IN A,(PORT1)
0083      BIT 0,A
0084      JP Z,NGX
0085      XOR A
0086      OUT (PORT0),A

```

```

0087          LD B, FFH
0088  DEL3    : CALL DLY
0089          DJNZ DEL3
0090          LD C, 20H          ;Move out from the right side
0091  PSX     : LD HL, XSTEP4    ;frame
0092          LD B, COUNT
0093  OUT4    : LD A, (HL)
0094          OUT (PORT0), A
0095          CALL DLY
0096          DEC HL
0097          DJNZ OUT4
0098          DEC C
0099          JP NZ, PSX
0100          XOR A          ;Stop on the zero position
0101          OUT (PORT0), A ;location
0102          LD B, FF
0103  DEL4    : CALL DLY
0104          DJNZ DEL4
0105  FRLGTH  : LD L, 00      ;Frame length program
0106  FPSX    : LD A, STEP    ;Measure x-length
0107          LD (WAY), A
0108          CALL MVINXL
0109          INC L
0110          IN A, (PORT1)
0111          BIT 0, A
0112          JP Z, FPSX
0113          XOR A
0114          OUT (PORT0), A
0115          LD B, FFH

```

```

Ø116   DEL5   : CALL DLY
Ø117           DJNZ DEL5
Ø118           DEC L
Ø119           DEC L
Ø120           LD DE,XLNGTH
Ø121           LD A,L
Ø122           LD (DE),A
Ø123           INC L
Ø124           INC L
Ø125           LD A,L
Ø126           SUB A+DSTP
Ø127           LD (XPATH),A
Ø128           LD (PATH),A
Ø129           LD A,L
Ø130           LD (WAY),A
Ø131           CALL Z,MVINXR
Ø132           JP Z,DLX
Ø133           CALL C,MVINXR
Ø134           JP C,DLX
Ø135           CALL XRACC
Ø136   DLX    : LD B,FFH
Ø137   DEL6   : CALL DLY
Ø138           DJNZ DEL6
Ø139           LD L,ØØ
Ø140   FPSY   : LD A,STEP           ;Measure y-length
Ø141           LD (WAY),A
Ø142           CALL MVINYD
Ø143           INC L
Ø144           IN A,(PORT1)

```



```

Ø145          BIT Ø,A
Ø146          JP Z,FPSY
Ø147          XOR A
Ø148          OUT (PORTØ),A
Ø149          LD B,FFH
Ø150  DEL7    : CALL DLY
Ø151          DJNZ DEL7
Ø152          DEC L
Ø153          DEC L
Ø154          LD DE,YLNGTH
Ø155          LD A,L
Ø156          LD (DE),A
Ø157          INC L
Ø158          INC L
Ø159          LD A,L
Ø160          SUB A+DSTP
Ø161          LD (YPATH),A
Ø162          LD (PATH),A
Ø163          LD A,L
Ø164          LD (WAY),A
Ø165          CALL Z,MVINYU
Ø166          JP Z,DLYY
Ø167          CALL C,MVINYU
Ø168          JP C,DLYY
Ø169          CALL YUACC
Ø170  DLYY    : LD B,FFH
Ø171  DEL8    : CALL DLY
Ø172          DJNZ DEL8
Ø173          LD A,(XPATH)

```

```

Ø174          DEC A
Ø175          DEC A
Ø176          LD (XPATH),A
Ø177          LD A,(YPATH)
Ø178          DEC A
Ø179          DEC A
Ø18Ø          LD (YPATH),A
Ø181          LD A,(XLENGTH)
Ø182          INC A
Ø183          LD (XINC),A
Ø184          INC A
Ø185          LD (XL2),A
Ø186          SCANPR : LD A,(XLENGTH) ;Scanning Program
Ø187          SUB A+DSTP ;Test for constant speed scanning
Ø188          JP Z,CSCAN ;or by acceleration
Ø189          JP C,CSCAN
Ø19Ø          LD A,(YLENGTH)
Ø191          LD L,A
Ø192          CALL STORE
Ø193          SXPA : LD IY,ACONS ;Start scanning the first line
Ø194          LD C,ACOUNT ;by acceleration
Ø195          SXPAH : LD H,ØØ
Ø196          SXPAR : LD IX,XSTEP4
Ø197          LD B,COUNT
Ø198          SXPAM : LD A,(IX+ØØ)
Ø199          OUT (PORTØ),A
Ø2ØØ          LD E,(IY+ØØ)
Ø2Ø1          CALL VDLY
Ø2Ø2          INC H

```

Ø2Ø3	LD A, GRID	
Ø2Ø4	CP H	
Ø2Ø5	JR Z+9	
Ø2Ø6	DEC IX	
Ø2Ø7	DJNZ SXPAM	
Ø2Ø8	JP SXPAR	
Ø2Ø9	INC IY	
Ø21Ø	CALL STORE	
Ø211	DEC C	
Ø212	JP NZ, SXPAH	
Ø213	PUSH HL	
Ø214	LD HL, XPATH	
Ø215	LD C, (HL)	
Ø216	POP HL	
Ø217	SXAPH : LD H, ØØ	
Ø218	SXAPS : LD IX, XSTEP4	;Scanning with maximum speed
Ø219	LD B, COUNT	
Ø22Ø	SXAPM : LD A, (IX+ØØ)	
Ø221	OUT (PORTØ), A	
Ø222	LD E, MAXSPD	
Ø223	CALL VDLY	
Ø224	INC H	
Ø225	LD A, GRID	
Ø226	CP H	
Ø227	JR Z, +9	
Ø228	DEC IX	
Ø229	DJNZ SXAPM	
Ø23Ø	JP SXAPS	
Ø231	CALL STORE	

```

Ø232          DEC C
Ø233          JP NZ, SXAPH
Ø234  SXPDP   : LD IY, DCONS      ;Start to decelerate
Ø235          LD C, DCOUNT
Ø236  SXPDPH  : LD H, ØØ
Ø237  SXPDR   : LD IX, XSTEP4
Ø238          LD B, COUNT
Ø239  SXPDM   : LD A, (IX+ØØ)
Ø240          OUT (PORTØ), A
Ø241          LD E, (IY+ØØ)
Ø242          CALL VDLY
Ø243          INC H
Ø244          LD A, GRID
Ø245          CP H
Ø246          JR Z, +9
Ø247          DEC IX
Ø248          DJNZ SXPDM
Ø249          JP SXPDR
Ø250          INC IY
Ø251          CALL STORE
Ø252          DEC C
Ø253          JP NZ, SXPDPH
Ø254          EXX
Ø255          EX AF, AF'
Ø256          LD HL, LOCL
Ø257          LD C, (HL)
Ø258          LD A, BYTE
Ø259          AND C
Ø260          JP NZ, SX1

```

```

Ø261          CALL LASTST
Ø261          JP SPL
Ø262  SX1      : EX AF,AF'
Ø263          EXX
Ø264  SPL      : XOR A          ;Stop at the end of the line
Ø265          OUT (PORTØ),A
Ø266          LD B,1FH
Ø267  SDELL    : CALL DLY
Ø268          DJNZ SDELL
Ø269          LD A,STEP
Ø270          LD (WAY),A
Ø271          CALL MVINYD      ;Move one grid down
Ø272          LD B,1FH
Ø273  SDEL2    : CALL DLY
Ø274          DJNZ SDEL2
Ø275          DEC L          ;Test whether the card is
Ø276          JP Z,SRTNZ1    ;finished,if yes,return to
Ø277          CALL STORE      ;zero position
Ø278  SXNA     : LD IY,ACONS   ;if not,scan the next line
Ø279          LD C,ACOUNT
Ø280  SXNAH    : LD H,ØØ
Ø281  SXNAR    : LD IX,XSTEP1
Ø282          LD B,COUNT
Ø283  SXNAM    : LD A,(IX+ØØ)
Ø284          OUT (PORTØ),A
Ø285          LD E,(IY+ØØ)
Ø286          CALL VDLY
Ø287          INC H
Ø288          LD A,GRID

```

0289		CP H
0290		JR Z+9
0291		INC IX
0292		DJNZ SXNAM
0293		JP SXNAR
0294		INC IY
0295		CALL STORE
0296		DEC C
0297		JP NZ, SXNAH
0298		PUSH HL
0299		LD HL, XPATH
0300		LD C, (HL)
0301		POP HL
0302	SXDPH	: LD H, 00
0303	SXDPS	: LD IX, XSTEP1
0304		LD B, COUNT
0305	SXDPM	: LD A, (IX+00)
0306		OUT (PORT0), A
0307		LD E, MAXSPD
0308		CALL VDLY
0309		INC H
0310		LD A, GRID
0311		CP H
0312		JR Z+9
0313		INC IX
0314		DJNZ SXDPM
0315		JP SXDPS
0316		CALL STORE
0317		DEC C

```
Ø318          JP NZ,SXDPH
Ø319  SXND    : LD IY,DCONS
Ø320          LD C,DCOUNT
Ø321  SXNDH   : LD H,ØØ
Ø322  SXNDR   : LD IX,XSTEP1
Ø323          LD B,COUNT
Ø324  SXNDM   : LD A,(IX+ØØ)
Ø325          OUT (PORTØ),A
Ø326          LD E,(IY+ØØ)
Ø327          CALL VDLY
Ø328          INC H
Ø329          LD A,GRID
Ø330          CP H
Ø331          JR Z,+9
Ø332          INC IX
Ø333          DJNZ SXNDM
Ø334          JP SXNDR
Ø335          INC IY
Ø336          CALL STORE
Ø337          DEC C
Ø338          JP NZ,SXNDM
Ø339          EXX
Ø340          EX AF,AF'
Ø341          LD HL,IOCL
Ø342          LD C,(HL)
Ø343          LD A,BYTE
Ø344          AND C
Ø345          JP NZ,SX2
Ø346          CALL LASTST
```

```

Ø347          JP SP2
Ø348  SX2     : EX AF,AF'
Ø349          EXX
Ø350  SP2     : XOR A
Ø351          OUT (PORTØ),A
Ø352          LD B,1FH
Ø353  SDEL3   : CALL DLY
Ø354          DJNZ SDEL3
Ø355          LD A,STEP
Ø356          LD (WAY),A
Ø357          CALL MVINYD
Ø358          CALL STORE
Ø359          LD B,1FH
Ø360  SDELR   : CALL DLY
Ø361          DJNZ SDELR
Ø361          DEC L
Ø362          JP Z,SRTNZ2
Ø363          JP SXPA
Ø364  CSCAN   : LD A,(YLENGTH) ;Constant Speed Scanning Program
Ø365          LD L,A
Ø366          CALL STORE
Ø367  CSTART  : LD A,(XLENGTH)
Ø368          LD C,A
Ø369  LCONT   : LD A,STEP
Ø370          LD (WAY),A
Ø371          CALL MVINXL
Ø372          CALL STORE
Ø373          DEC C
Ø374          JP NZ,LCONT

```



Ø375		EXX
Ø376		EX AF,AF'
Ø377		LD HL,LOCL
Ø378		LD C,(HL)
Ø379		LD A,BYTE
Ø38Ø		AND C
Ø381		JP NZ,CX1
Ø382		CALL LASTST
Ø383		JP CPI
Ø384	CX1	: EX AF,AF'
Ø385		EXX
Ø386	CPI	: XOR A
Ø387		OUT (PORTØ),A
Ø388		LD B,1FH
Ø389	CDEL1	: CALL DLY
Ø39Ø		DJNZ CDEL1
Ø391		LD A,STEP
Ø392		LD (WAY),A
Ø393		CALL MVINYD
Ø394		LD B,1FH
Ø395	SDEL3	: CALL DLY
Ø396		DJNZ SDEL3
Ø397		DEC L
Ø398		JP Z,SRTNZ1
Ø399		CALL STORE
Ø4ØØ		LD A,(XINGTH)
Ø4Ø1		LD C,A
Ø4Ø2	RCONT	: LD A,STEP
Ø4Ø3		LD (WAY),A

```

Ø4Ø4          CALL MVINXR
Ø4Ø5          CALL STORE
Ø4Ø6          DEC C
Ø4Ø7          JP NZ,RCONT
Ø4Ø8          EXX
Ø4Ø9          EX AF,AF'
Ø41Ø          LD HL,LOCL
Ø411          LD C,(HL)
Ø412          LD A,BYTE
Ø413          AND C
Ø414          JP NZ,CX2
Ø415          CALL LASTST
Ø416          JP CP2
Ø417          CX2      : EX AF,AF'
Ø418          EXX
Ø419          CP2      : XOR A
Ø42Ø          OUT (PORTØ),A
Ø421          LD B,1FH
Ø422          SDELR   : CALL DLY.
Ø423          DJNZ SDELR
Ø424          LD A,STEP
Ø425          LD (WAY),A
Ø426          CALL MVINYD
Ø427          DEC L
Ø428          JP Z,SRTNZ2
Ø429          CALL STORE
Ø43Ø          JP CSTART
Ø431          STORE   : EXX          ;Store Program
Ø432          EX AF,AF'

```

```

Ø433      IN A,(PORT1)
Ø434      LD HL,LOC2
Ø435      LD B,(HL)
Ø436      RRC B
Ø437      OR B
Ø438      LD HL,LOC1
Ø439      LD C,(HL)
Ø440      LD (LOC2),A
Ø441      DEC C
Ø441      LD (HL),C
Ø442      JP Z,STM
Ø443      EX AF,AF'
Ø444      EXX
Ø445      RET
Ø446      LASTST : LD A,(LOC1)      ;Last store
Ø447      LD B,A
Ø448      LD A,(LOC2)
Ø449      ROT      : RRC A
Ø450      DJNZ ROT
Ø451      LD (LOC2),A
Ø452      STM      : LD A,(LOC2)      ;Store to memory
Ø453      RRC A
Ø454      LD HL,(STAM)
Ø455      LD (HL),A
Ø456      INC HL
Ø457      LD (STAM),HL
Ø458      LD A,BYTE
Ø459      LD (LOC1),A
Ø460      LD A,ØØ

```

```

Ø461          LD (LOC2),A
Ø462          EX AF,AF'
Ø463          EXX
Ø464          RET
Ø465  SRTNZ1 : LD B,FFH          ;Return to zero position from
Ø466  SDELX  : CALL DLY          ;an odd numbered line
Ø467          DJNZ SDELX
Ø468          LD A,(XLENGTH)
Ø469          LD (WAY),A
Ø470          SUB A+DSTP
Ø471          CALL Z,MVINXR
Ø472          JP Z,SRTNZ2
Ø473          CALL C,MVINXR
Ø474          JP C,SRTNZ2
Ø475          LD A,(XPATH)
Ø476          LD (PATH),A
Ø477          CALL XRACC
Ø478  SRTNZ2 : LD B,FFH          ;Return to zero-position from
Ø479  SDEL4  : CALL DLY          ;an even-line
Ø480          DJNZ SDEL4
Ø481          LD A,(YLENGTH)
Ø482          LD (WAY),A
Ø483          SUB A+DSTP
Ø484          CALL Z,MVINYU
Ø485          JP Z,END
Ø486          CALL C,MVINYU
Ø487          JP C,END
Ø488          LD A,(YPATH)
Ø489          LD (PATH),A

```

```

Ø49Ø          CALL YUACC
Ø491      END      : XOR A
Ø492          OUT (PORTØ),A
Ø493          LD B,FFH
Ø494      SDEL5    : CALL DLY
Ø495          DJNZ SDEL5
Ø496          LD B,9ØH          ;DRILLING Program
Ø497          LD HL,872DH
Ø498      ZERØ     : INC HL
Ø499          LD (HL),ØØ
Ø5ØØ        DJNZ ZERØ
Ø5Ø1        LD A,(XINC)
Ø5Ø2        LD C,A
Ø5Ø3        LD (OLDX),A
Ø5Ø4        SRL A
Ø5Ø5        LD (HALFX),A
Ø5Ø6        LD A,(YLNØTH)
Ø5Ø7        LD D,A
Ø5Ø8        LD HL,STRAM
Ø5Ø9        LD IX,FRSTIX
Ø51Ø        JP STR
Ø511      FTRACE  : BIT Ø,(HL)          ;Routine to trace an even-line
Ø512        JP NZ,FIDØ
Ø513      FTRØ    : DEC C
Ø514        JP Z,NXTLIN
Ø515        BIT 1,(HL)
Ø516        JP NZ,FID1
Ø517      FTR1    : DEC C
Ø518        JP Z,NXTLIN

```

Ø519		BIT 2, (HL)
Ø52Ø		JP NZ, FLD2
Ø521	FTR2	: DEC C
Ø522		JP Z, NXTLIN
Ø523		BIT 3, (HL)
Ø524		JP NZ, FLD3
Ø525	FTR3	: DEC C
Ø526		JP Z, NXTLIN
Ø527		BIT 4, (HL)
Ø528		JP NZ, FLD4
Ø529	FTR4	: DEC C
Ø53Ø		JP Z, NXTLIN
Ø531		BIT 5, (HL)
Ø532		JP NZ, FLD5
Ø533	FTR5	: DEC C
Ø534		JP Z, NXTLIN
Ø535		BIT 6, (HL)
Ø536		JP NZ, FLD6
Ø537	FTR6	: DEC C
Ø538		JP Z, NXTLIN
Ø539		BIT 7, (HL)
Ø54Ø		JP NZ, FLD7
Ø541	FTR7	: DEC C
Ø542		JP Z, NXTLIN
Ø543		INC HL
Ø544		JP FTRACE
Ø545	FLDØ	: LD A, (XL2)
Ø546		SUB C
Ø547		LD (IX+Ø), A

```
Ø548          INC IX
Ø549          JP FTRØ
Ø56Ø   FLD1   : LD A,(XL2)
Ø561          SUB C
Ø562          LD (IX+Ø),A
Ø563          INC IX
Ø564          JP FTR1
Ø565   FLD2   : LD A,(XL2)
Ø566          SUB C
Ø567          LD (IX+Ø),A
Ø568          INC IX
Ø569          JP FTR2
Ø57Ø   FLD3   : LD A,(XL2)
Ø571          SUB C
Ø572          LD (IX+Ø),A
Ø573          INC IX
Ø574          JP FTR3
Ø575   FLD4   : LD A,(XL2)
Ø576          SUB C
Ø577          LD (IX+Ø),A
Ø578          INC IX
Ø579          JP FTR4
Ø58Ø   FLD5   : LD A,(XL2)
Ø581          SUB C
Ø582          LD (IX+Ø),A
Ø583          INC IX
Ø584          JP FTR5
Ø585   FLD6   : LD A,(XL2)
Ø586          SUB C
```

```

Ø587          LD (IX+Ø),A .
Ø588          INC IX
Ø589          JP FTR6
Ø59Ø   FLD7   : LD A,(XL2)
Ø591          SUB C
Ø592          LD (IX+Ø),A
Ø593          INC IX
Ø594          JP FTR7
Ø595   NXTLIN : DEC IX
Ø596          LD (LASTIX),IX
Ø597          INC HL
Ø598          LD (SAVEHL),HL
Ø599          LD IX,FRSTIX   ;Test whether there is a hole
Ø6ØØ          LD A,(IX+Ø)   ;on this line
Ø6Ø1          LD E,(IX+1)
Ø6Ø2          OR E
Ø6Ø3          CALL Z,MOVINY
Ø6Ø4          JP Z,STRACE
Ø6Ø5          LD A,(IX+1)   ;Test whether there is only
Ø6Ø6          LD E,(IX+2)   ;one hole
Ø6Ø7          OR E
Ø6Ø8          JP Z,FLEFT
Ø6Ø9          LD A,(OLDX)
Ø61Ø          LD E,A
Ø611          LD IX,(LASTIX)
Ø612          LD A,(IX+Ø)
Ø613          SUB E
Ø614          JP Z,RZERO
Ø615          JP C,LRM

```



```

Ø616      LD B,A
Ø617      LD A,(FRSTIX)
Ø618      LD E,A
Ø619      LD A,(OLDX)
Ø620      SUB E
Ø621      JP Z,LZERO
Ø622      JP C,RM
Ø623      SUB B
Ø624      JP NC,FRIGHT
Ø625      JP FLEFT
Ø626      FRIGHT : LD A,(OLDX)      ;Routine to move right
Ø627      LD E,A
Ø628      LD IX,(LASTIX)
Ø629      LD A,(IX+Ø)
Ø630      SUB E
Ø631      JP Z,RZERO
Ø632      JP NC,RMOVE
Ø633      LRM      : LD A,(IX+Ø)
Ø634      LD E,A
Ø635      LD A,(OLDX)
Ø636      SUB E
Ø637      LD (WAY),A
Ø638      LD H,A+DSTP
Ø639      SUB H
Ø640      CALL Z,MVINXL
Ø641      JP Z,RZERO
Ø642      CALL C,MVINXL
Ø643      JC C,RZERO
Ø644      LD (PATH),A

```

```
Ø645          CALL XLACC
Ø646          JP RZERO
Ø647  FLEFT   : LD A,(FRSTIX) ;Routine to move left
Ø648          LD E,A
Ø649          LD A,(OLDX)
Ø650          SUB E
Ø651          JP LZERO
Ø652          JP NC,LMOVE
Ø653  RM      : LD A,(OLDX)
Ø654          LD E,A
Ø655          LD A,(FRSTIX)
Ø656          SUB E
Ø657          LD (WAY),A
Ø658          LD H,A+DSTP
Ø659          SUB H
Ø660          CALL Z,MVINXR
Ø661          JP Z,LZERO
Ø662          CALL C,MVINXR
Ø663          JP C,LZERO
Ø664          LD (PATH),A
Ø665          CALL XRACC
Ø666          JP LZERO
Ø667  RMOVE   : LD (WAY),A
Ø668  RATEST : LD H,A+DSTP
Ø669          SUB H
Ø670          CALL Z,MVINXR
Ø671          JP Z,RZERO
Ø672          CALL C,MVINXR
Ø673          JP C,RZERO
```

```

0674          LD (PATH),A
0675          CALL XRACC
0676  RZERO    : NOP
0677          CALL DRILL
0678          LD IX,(LASTIX)
0679          LD A,(IX-1)
0680          OR A
0681          JP Z,STRAC
0682  FRRTL    : LD E,(IX-1)      ;Routine to move from right
0683          LD A,(IX+0)        ;to left on an evenline
0684          LD (SAVEIX),IX
0685          SUB E
0686          LD (WAY),A
0687          LD H,A+DSTP
0688          SUB H
0689          CALL Z,MVINXL
0690          JP Z,DL
0691          CALL C,MVINXL
0692          JP C,DL
0693          LD (PATH),A
0694          CALL XLACC
0695  DL        : NOP
0696          CALL DRILL
0697          LD IX,(SAVEIX)
0698          DEC IX
0699          LD A,(IX-1)
0700          OR A
0701          JP Z,STRAC
0702          JP FRRTL

```

```

Ø7Ø3   LMOVE   : LD (WAY),A
Ø7Ø4   LATEST  : LD H,A+DSTP
Ø7Ø5           LD A,(WAY)
Ø7Ø6           SUB H
Ø7Ø7           CALL Z,MVINXL
Ø7Ø8           JP Z,LZERO
Ø7Ø9           CALL C,MVINXL
Ø71Ø           JP C,LZERO
Ø711           LD (PATH),A
Ø712           CALL XLACC
Ø713   LZERO   : NOP
Ø714           CALL DRILL
Ø715           LD IX,FRSTIX
Ø716           LD A,(IX+1)
Ø717           OR A
Ø718           JP Z,STRAC
Ø719   FRLTR  : LD E,(IX+Ø)   ;Routine to move from left
Ø72Ø           LD A,(IX+1)   ;to right on an evenline
Ø721           LD (SAVEIX),IX
Ø722           SUB E
Ø723           LD (WAY),A
Ø724           LD H,A+DSTP
Ø725           SUB H
Ø726           CALL Z,MVINXR
Ø727           JP Z,DR
Ø728           CALL C,MVINXR
Ø729           JP C,DR
Ø73Ø           LD (PATH),A
Ø731           CALL XRACC

```

```

Ø732   DR      : NOP
Ø733           CALL DRILL
Ø734           LD IX,(SAVEIX)
Ø735           INC IX
Ø736           LD A,(IX+1)
Ø737           OR A
Ø738           JP Z,STRAC
Ø739           JP FRLTR
Ø74Ø     DRILL  : EXX           ;Drill simulating routine
Ø741           EX AF,AF'
Ø742           XOR A
Ø743           OUT (PORTØ),A
Ø744           LD A,8ØH
Ø745           OUT (PORT1),A
Ø746           LD B,7FH
Ø747     DR2   : CALL DLY
Ø748           DJNZ DR2
Ø749           XOR A
Ø75Ø           OUT (PORT1),A
Ø751           EX AF,AF'
Ø752           EXX
Ø753           RET
Ø754     STRAC : LD A,(IX+Ø)
Ø755           LD (OLDX),A
Ø756           CALL MOVINY
Ø757     STRACE : DEC D
Ø758           JP Z,RETURN
Ø759           LD B,9ØH
Ø76Ø           LD HL,872DH

```

```

Ø761 SZERO : INC HL
Ø762 LD (HL),ØØ
Ø763 DJNZ SZERO
Ø764 LD A,(XINC)
Ø765 LD C,A
Ø766 LD HL,(SAVEHL)
Ø767 LD IX,FRSTIX
Ø768 STR : BIT Ø,HL ;Routine to trace an odd-line
Ø769 JP NZ,SØ
Ø77Ø RØ : DEC C
Ø771 JP Z,SECLIN
Ø772 BIT 1,(HL)
Ø773 JP NZ,S1
Ø774 R1 : DEC C
Ø775 JP Z,SECLIN
Ø776 BIT 2,(HL)
Ø777 JP NZ,S2
Ø778 R2 : DEC C
Ø779 JP Z,SECLIN
Ø78Ø BIT 3,(HL)
Ø781 JP NZ,S3
Ø782 R3 : DEC C
Ø783 JP Z,SECLIN
Ø784 BIT 4,(HL)
Ø785 JP NZ,S4
Ø786 R4 : DEC C
Ø787 JP Z,SECLIN
Ø788 BIT 5,(HL)
Ø789 JP NZ,S5

```

Ø79Ø	R5	: DEC C
Ø791		JP Z, SECLIN
Ø792		BIT 6, (HL)
Ø793		JP NZ, S6
Ø794	R6	: DEC C
Ø795		JP Z, SECLIN
Ø796		BIT 7, (HL)
Ø797		JP NZ, S7
Ø798	R7	: DEC C
Ø799		JP Z, SECLIN
Ø8ØØ		INC HL
Ø8Ø1		JP STR
Ø8Ø2	SØ	: LD (IX+Ø), C
Ø8Ø3		INC IX
Ø8Ø4		JP RØ
Ø8Ø5	S1	: LD (IX+Ø), C
Ø8Ø6		INC IX
Ø8Ø7		JP R1
Ø8Ø8	S2	: LD (IX+Ø), C
Ø8Ø9		INC IX
Ø81Ø		JP R2
Ø811	S3	: LD (IX+Ø), C
Ø812		INC IX
Ø813		JP R3
Ø814	S4	: LD (IX+Ø), C
Ø815		INC IX
Ø816		JP R4
Ø817	S5	: LD (IX+Ø), C
Ø818		INC IX

```

Ø819          JP R5
Ø820      S6   : LD (IX+Ø),C
Ø821          INC IX
Ø822          JP R6
Ø823      S7   : LD (IX+Ø),C
Ø824          INC IX
Ø825          JP R7
Ø826      SECLIN : DEC IX
Ø827          LD (LASTIX),IX
Ø828          INC HL
Ø829          LD (SAVEHL),HL
Ø830          LD IX,FRSTIX
Ø831          LD A,(IX+Ø)
Ø832          LD E,(IX+1)
Ø833          OR E
Ø834          CALL Z,MOVINY
Ø835          JP Z,FTR
Ø836          LD A,(IX+1)
Ø837          LD A,(IX+2)
Ø838          OR E
Ø839          JP Z,SRIGHT
Ø840          LD A,(OLDX)
Ø841          LD E,A
Ø842          LD A,(FRSTIX)
Ø843          SUB E
Ø844          JP Z,SRZERO
Ø845          JP C,HLMOVE
Ø846          LD B,A
Ø847          LD IX,(LASTIX)
Ø848

```



```

Ø849          LD E, (IX+Ø)
Ø85Ø          LD A, (OLDX)
Ø851          SUB E
Ø852          JP Z, SLZERO
Ø853          JP C, RLM
Ø854          SUB B
Ø855          JP C, SLEFT
Ø856  SRIGHT : LD A, (OLDX)      ;Routine to move right on
Ø857          LD E, A            ;an odd-line
Ø858          LD A, (FRSTIX)
Ø859          SUB E
Ø86Ø          JP Z, SRZERO
Ø861          JP NC, SRMOVE
Ø862  HLMOVE : LD A, (FRSTIX)
Ø863          LD E, A
Ø864          LD A, (OLDX)
Ø865          SUB E
Ø866          LD (WAY), A
Ø867          LD H, A+DSTP
Ø868          SUB H
Ø869          CALL Z, MVINXL
Ø87Ø          JP Z, SRZERO
Ø871          CALL C, MVINXL
Ø872          JP C, SRZERO
Ø873          LD (PATH), A
Ø874          CALL XLACC
Ø875          JP SRZERO
Ø876  SRMOVE : LD (WAY), A
Ø877          LD H, A+DSTP

```

```

Ø878          SUB H
Ø879          CALL Z,MVINXR
Ø88Ø          JP Z,SRZERO
Ø881          CALL C,MVINXR
Ø882          JP C,SRZERO
Ø883          LD (PATH),A
Ø884          CALL XRACC
Ø885  SRZERO : NOP
Ø886          CALL DRILL
Ø887          LD IX,FRSTIX
Ø888          LD A,(IX+1)
Ø889          OR A
Ø89Ø          JP Z,FTRAC
Ø891  SFRTL  : LD E,(IX+1)      ;Routine to move from right
Ø892          LD A,(IX+Ø)      ;to left on an odd-line
Ø893          LD (SAVEIX),IX
Ø894          SUB E
Ø895          LD (WAY),A
Ø896          LD H,A+DSTP
Ø897          SUB H
Ø898          CALL Z,MVINXL
Ø899          JP Z,SDL
Ø9ØØ          CALL C,MVINXL
Ø9Ø1          JP C,SDL
Ø9Ø2          LD (PATH),A
Ø9Ø3          CALL XLACC
Ø9Ø4  SDL    : NOP
Ø9Ø5          CALL DRILL
Ø9Ø6          LD IX,(SAVEIX)

```

```

0907          INC IX
0908          LD A,(IX+1)
0910          OR A
0911          JP Z,FTRAC
0912          JP SFRTL
0913  SLEFT   : LD IX,(LASTIX) ;Routine to move left on
0914          LD A,(IX+0)      ;an odd-line
0915          LD E,A
0916          LD A,(OLDX)
0917          SUB E
0918          JP Z,SLZERO
0919          JP NC,SLMOVE
0920  RLM     : LD A,(OLDX)
0921          LD E,A
0922          LD A,(IX+0)
0923          SUB E
0924          LD (WAY),A
0925          LD H,A+DSTP
0926          SUB H
0927          CALL Z,MVINXR
0928          JP Z,SLZERO
0929          CALL C,MVINXR
0930          JP C,SLZERO
0931          LD (PATH),A
0932          CALL XRACC
0933          JP SLZERO
0934  SLMOVE  : LD (WAY),A
0935          LD H,A+DSTP
0936          LD A,(WAY)

```

```

0937          SUB H
0938          CALL Z, MVINXL
0939          JP Z, SLZERO
0940          CALL C, MVINXL
0941          JP C, SLZERO
0942          LD (PATH), A
0943          CALL XLACC
0944  SLZERO : NOP
0945          CALL DRILL
0946          LD IX, (LASTIX)
0947          LD A, (IX-1)
0948          OR A
0949          JP Z, FTRAC
0950  SFLTR : LD E, (IX+0) ;Routine to move from left
0951          LD A, (IX-1) ;to right on an odd-line
0952          LD (SAVEIX), IX
0953          SUB E
0954          LD (WAY), A
0955          LD H, A+DSTP
0956          SUB H
0957          CALL Z, MVINXR
0958          JP Z, SDR
0959          CALL C, MVINXR
0960          JP C, SDR
0961          LD (PATH), A
0962          CALL XRACC
0963  SDR : NOP
0964          CALL DRILL
0965          LD IX, (SAVEIX)

```

ø966		DEC IX	
ø967		LD A, (IX-1)	
ø968		OR A	
ø969		JP Z, FTRAC	
ø97ø		JP SFLTR	
ø971	FTRAC	: LD A, (IX+ø)	
ø972		LD (OLDX), A	
ø973		CALL MOVINY	
ø974	FTR	: DEC D	
ø975		JP Z, RETURN	
ø976		LD B, 9øH	
ø977		LD HL, 872DH	
ø978	ZR	: INC HL	
ø979		LD (HL), øø	
ø98ø		DJNZ ZR	
ø981		LD A, (XINC)	
ø982		LD C, A	
ø983		LD HL, (SAVEHL)	
ø984		LD IX, FRSTIX	
ø985		JP FTRACE	
ø986	RETURN	: LD A, (OLDX)	;Return to zero-position after
ø987		LD E, A	;drilling of the whole card is
ø988		LD A, (XINC)	;finished
ø989		SUB E	
ø99ø		JP Z, SRTNZ2	
ø991		LD (WAY), A	
ø992		CALL MVINXR	
ø993		JP SRTNZ2	

```

0994  MOVINY : LD A,STEP           ;Routine to move one grid in
0995                LD (WAY),A       ;y-direction downwards.
0996                CALL MVINYD
0997                RET
0998  DLY      : LD D,7DH           ;Constant delay routine.
0999  LOOP     : LD E,03H
1000                DEC E
1001                JR NZ,-1
1002                DEC D
1003                JP NZ,LOOP
1004                RET
1005  VDLY     : LD D,08H           ;Variable delay routine.
1006  IND      : DEC D
1007                JP NZ,IND
1008                DEC E
1009                JP NZ,VDLY
1010                RET
1011  MVINXL  : EXX                 ;Routine to move left in
1012                EX AF,AF'        ;x-direction with constant
1013                LD A,(WAY)        ;speed.
1014                LD C,A
1015  RH      : LD H,00
1016  RLINE   : LD IX,XSTEP4
1017                LD B,COUNT
1018  RNEXT   : LD A,(IX+00)
1019                OUT (PORT0),A
1020                CALL DLY
1021                INC H
1022                LD A,GRID

```

1023	CP H	
1024	JR Z,+9	
1025	DEC IX	
1026	DJNZ RNEXT	
1027	JP RLINE	
1028	DEC C	
1029	JP NZ,RH	
1030	EXX	
1031	EX AF,AF'	
1032	RET	
1033	MVINXR : EXX	;Routine to move right in
1034	EX AF,AF'	;x-direction with constant
1035	LD A,(WAY)	;speed.
1036	LD C,A	
1037	LH : LD H,00	
1038	LLINE : LD IX,XSTEP1	
1039	LD B,COUNT	
1040	LNEXT : LD A,(IX+00)	
1041	OUT (PORT0),A	
1042	CALL DLY	
1043	INC H	
1044	LD A,GRID	
1045	CP H	
1046	JR Z,+9	
1047	INC IX	
1048	DJNZ LNEXT	
1049	JP LLINE	
1050	DEC C	
1051	JP NZ,LH	

```

1052          EXX
1053          EX AF,AF'
1054          RET
1055  ACONS   : EQU 07C0H      ;Acceleration constants
1056  DCONS   : EQU 07D0H      ;Deceleration constants
1057  YUACC   : EXX           ;Routine to move the detector
1058          EX AF,AF'       ;up in y-direction by accelera-
1059          LD IY,ACONS      ;tion.
1060          LD C,ACOUNT
1061  YRTH    : LD H,00
1062  YARTN   : LD IX,YSTEP4
1063          LD B,COUNT
1064  BMOVE   : LD A,(IX+00)
1065          OUT (PORT0),A
1066          LD E,(IY+00)
1067          CALL VDLY
1068          INC H
1069          LD A,GRID
1070          CP H
1071          JR Z,+9
1072          DEC IX
1073          DJNZ BMOVE
1074          JP YARTN
1075          INC IY
1076          DEC C
1077          JP NZ,YRTH
1078          LD HL,PATH
1079          LD C,(HL)
1080  YMAXH   : LD H,00

```



```
1081   YMAX   : LD IX, YSTEP4
1082           LD B, COUNT
1083   YAMV   : LD A, (IX+00)
1084           OUT (PORT0), A
1085           LD E, MAXSPD
1086           CALL VDLY
1087           INC H
1088           LD A, GRID
1089           CP H
1090           JR Z, +9
1091           DEC IX
1092           DJNZ YAMV
1093           JP YMAX
1094           DEC C
1095           JP NZ, YMAXH
1096   YDEC   : LD IY, DCONS
1097           LD C, DCOUNT
1098   YDRTH  : LD H, 00
1099   YDRTN  : LD IX, YSTEP4
1100           LD B, COUNT
1101   YDMV   : LD A, (IX+00)
1102           OUT (PORT0), A
1103           LD E, (IY+00)
1104           CALL VDLY
1105           INC H
1106           LD A, GRID
1107           CP H
1108           JR Z, +9
1109           DEC IX
```

1110	DJNZ YDMV
1111	JP YDRTN
1112	INC IY
1113	DEC C
1114	JP NZ, YDRTH
1115	XOR A
1116	OUT (PORT0), A
1117	EX AF, AF'
1118	EXX
1119	RET

```
1120 MVINYU : EXX ;Routine to move the detector
1121 EX AF,AF' ;up in y-direction with
1122 LD A,(WAY) ;constant speed.
1123 LD C,A
1124 LD H,00
1125 ULINE : LD IX,YSTEP4
1126 LD B,COUNT
1127 UNEXT : LD A,(IX+00)
1128 OUT (PORT0),A
1129 CALL DLY
1130 INC H
1131 LD A,GRID
1132 CP H
1133 JR Z,+9
1134 DEC IX
1135 DJNZ UNEXT
1136 DEC C
1137 JP NZ,ULINE
1138 EXX
1139 EX AF,AF'
1140 XOR A
1141 OUT (PORT0),A
1142 RET
```

```
1143   MVINYD : EXX           ;Routine to move the detector
1144           EX AF,AF'      ;down in y-direction with
1145           LD A,(WAY)     ;constant speed.
1146           LD C,A
1147           LD H,00
1148   DLINE  : LD IX,YSTEEL
1149           LD B,COUNT
1150   DNEXT  : LD A,(IX+00)
1151           OUT (PORT0),A
1152           CALL DLY
1153           INC H
1154           LD A,GRID
1155           CP H
1156           JR Z,+9
1157           INC IX
1158           DJNZ DNEXT
1159           DEC C
1160           JP NZ,DLINE
1161           EXX
1162           EX AF,AF'
1163           XOR A
1164           OUT (PORT0),A
1165           RET
```

```

1166 XRACC : EXX ;Routine to move the detector
1167 EX AF,AF' ;right in x-direction by
1168 LD IY,ACONS1 ;acceleration.
1169 LD C,ACOUNT ;Acceleration starts.
1170 XRTH : LD H,00
1171 XARTN : LD IX,XSTEP1
1172 LD B,COUNT
1173 AMOVE : LD A,(IX+0)
1174 OUT (PORT0),A
1175 LD E,(IY+0)
1176 CALL VDLY
1177 INC H
1178 LD A,GRID
1179 CP H
1180 JR Z,+9
1181 INC IX
1182 DJNZ AMOVE
1183 JP XARTN
1184 INC IY
1185 DEC C
1186 JP NZ,XRTH
1187 LD HL,PATH
1188 LD C,(HL)
1189 XNMXH : LD H,00 ;Maximum speed is reached,and
1190 XNMAX : LD IX,XSTEP1 ;the stage moves with that
1191 LD B,COUNT ;speed PATH long.
1192 XAMV : LD A,(IX+0)
1193 OUT (PORT0),A

```

```
1194      LD E,MAXSPD
1195      CALL VDLY
1196      INC H
1197      LD A,GRID
1198      CP H
1199      JR Z,+9
1200      INC IX
1201      DJNZ XAMV
1202      JP XNMAX
1203      DEC C
1204      JP NZ,XNMXH
1205      XDEC   : LD IY,DCONSL      ;Deceleration begins.
1206          LD C,DCOUNT
1207      XDRTH  : LD H,00
1208      XDRTN  : LD IX,XSTEPL
1209          LD B,COUNT
1210      XDMV   : LD A,(IX+0)
1211          OUT (PORT0),A
1212          LD E,(IY+0)
1213      CALL VDLY
1214      INC H
1215      LD A,GRID
1216      CP H
1217      JR Z,+9
1218      INC IX
1219      DJNZ XDMV
1220      JP XDRTN
1221      INC IY
```

```

1222      DEC C
1223      JP NZ,XDRTH
1224      XOR A      ;Deceleration lasts,and the
1225      OUT (PORT0),A ;x-stage stops.Then the routine
1226      EXX      ;returns to where it is called.
1227      EX AF,AF'
1228      RET
1229  XLACC : EXX      ;Routine to move the detector
1230      EX AF,AF'    ;left in x-direction by
1231      LD IY,ACONS1 ;acceleration using the same
1232      LD C,ACOUNT  ;procedures described in XRACC
1233  SXPAA : LD H,00   ;routine.
1234  SXPAR : LD IX,XSTEP4
1235      LD B,COUNT
1236  SXPAM : LD A,(IX+0)
1237      OUT (PORT0),A
1238      LD E,(IY+00)
1239      CALL VDLY
1240      INC H
1241      LD A,GRID
1242      CP H
1243      JR Z,+9
1244      DEC IX
1245      DJNZ SXPAM
1246      JP SXPAR
1247      INC IY
1248      DEC C
1249      JP NZ,SXPAA

```

```
1250          LD HL,PATH
1251          LD C,(HL)
1252  SXAPH   : LD H,00
1253  SXAPS   : LD IX,XSTEP4
1254          LD B,COUNT
1255  SXAPM   : LD A,(IX+0)
1256          OUT (PORT0),A
1257          LD E,MAXSPD
1258          CALL VDLY
1259          INC H
1260          LD A,GRID
1261          CP H
1262          JR Z,+9
1263          DEC IX
1264          DJNZ SXAPM
1265          JP SXAPS
1266          DEC C
1267          JP NZ,SXAPH
1268  SXPDP   : LD IY,DCONS1
1269          LD C,DCOUNT
1270  SXPDPH  : LD H,00
1271  SXPDR   : LD IX,XSTEP4
1272          LD B,COUNT
1273  SXPDM   : LD A,(IX+0)
1274          OUT (PORT0),A
1275          LD E,(IY+0)
1276          CALL VDLY
1277          INC H
```



1278	LD A,GRID
1279	CP H
1280	JR Z,+9
1281	DEC IX
1282	DJNZ SXPDM
1283	JP SXPDR
1284	INC IY
1285	DEC C
1286	JP NZ,SXPDH
1287	EXX
1288	EX AF,AF'
1289	RET


## Appendix B.

## OPERATING INSTRUCTIONS

## 1). PREPARATION OF THE DOT-MASK

i. After the printed circuit layout is drawn, it is placed on a grid pattern in which node separation is  $1/10$  inch as shown below. On top of these two, the clean transparency is located.

ii. The frame lines of the dot mask are drawn onto the transparency such that every side of the dot-mask is  $1/10$  inch greater than the frame of the circuit layout. Frame line thickness of  $1/10$  inch is enough. A 0.5mm drawing pen of black colour can be used. (RAPIDO 0.5). Or rather than drawing the frame lines, a strip of 2mm. thickness can also be used.




iii. Then hole-positions are marked on to the transparency by locating them at the nodes of the grid pattern. (one more hole can be marked between each node of the above grid pattern, because the scanning resolution of the system is  $1/20$  inch).

If there are hole-positions on the layout which do not coincide with the nodes of the grid pattern, they should be placed onto the nearest node (with an error less than 0.54 mm).

After the dot-mask is prepared, it is correctly placed onto the glass plate of the scanner, carefully matching the upper right corner of the mask frame to the right-angled marker on the glass.

## 2). RUNNING THE SYSTEM

i. System is turned on using the switch on the control panel as shown below. Power on reset, runs the reset routine and HALT LED is on, located on the microprocessor card. Then using the manual control switches 1,2,3,4, the detector is positioned somewhere in the dot-mask frame.



Control Panel

- STR Button : START
- STP " : STOP
- NMI " : Emergency stop (when used system must be reset)
- 1 " : X-motor (stage moves towards the x-motor)
- 2 " : X-motor (stage moves away from the x-motor)
- 3 " : Y-motor (stage moves towards the y-motor)
- 4 " : Y-motor (stage moves away from the y-motor)

ii. Pressing the START button commences the programs. After the scanning of the whole card is finished, detector returns to the upper right corner (zero-position), and stops. HALT LED turns on again.

iii. This time START button starts the drilling program. (At each drilling hole position a LED flashes on for a few seconds to simulate drilling time.)


iv. After the completion of the drilling process, detector (now it is the drill) returns to zero-position and stops (again the HALT LED is on). Drilling process can be repeated as many times as desired by pressing the STR button.

v. For a new dot-mask scanning, a reset must be given to the system. Then continue from step ii.

## APPENDIX C.

## 2.0 Z-80 CPU ARCHITECTURE

A block diagram of the internal architecture of the Z-80 CPU is shown in figure 2.0-1. The diagram shows all of the major elements in the CPU and it should be referred to throughout the following description.




Z-80 CPU BLOCK DIAGRAM  
FIGURE 2.0-1

## 2.1 CPU REGISTERS

The Z-80 CPU contains 208 bits of R/W memory that are accessible to the programmer. Figure 2.0-2 illustrates how this memory is configured into eighteen 8-bit registers and four 16-bit registers. All Z-80 registers are implemented using static RAM. The registers include two sets of six general purpose registers that may be used individually as 8-bit registers or in pairs as 16-bit registers. There are also two sets of accumulator and flag registers.

## Special Purpose Registers

1. **Program Counter (PC).** The program counter holds the 16-bit address of the current instruction being fetched from memory. The PC is automatically incremented after its contents have been transferred to the address lines. When a program jump occurs the new value is automatically placed in the PC, overriding the incrementer.
2. **Stack Pointer (SP).** The stack pointer holds the 16-bit address of the current top of a stack located anywhere in external system RAM memory. The external stack memory is organized as a last-in first-out (LIFO) file. Data can be pushed onto the stack from specific CPU registers or popped off of the stack into specific CPU registers through the execution of PUSH and POP instructions. The data popped from the stack is always the last data pushed onto it. The stack allows simple implementation of multiple level interrupts, unlimited subroutine nesting and simplification of many types of data manipulation.



**Z-80 CPU REGISTER CONFIGURATION**  
**FIGURE 2.0-2**

3. **Two Index Registers (IX & IY).** The two independent index registers hold a 16-bit base address that is used in indexed addressing modes. In this mode, an index register is used as a base to point to a region in memory from which data is to be stored or retrieved. An additional byte is included in indexed instructions to specify a displacement from this base. This displacement is specified as a two-complement signed integer. This mode of addressing greatly simplifies many types of programs, especially where tables of data are used.
4. **Interrupt Page Address Register (I).** The Z-80 CPU can be operated in a mode where an indirect call to any memory location can be achieved in response to an interrupt. The I Register is used for this purpose to store the high order 8-bits of the indirect address while the interrupting device provides the lower 8-bits of the address. This feature allows interrupt routines to be dynamically located anywhere in memory with absolute minimal access time to the routine.
5. **Memory Refresh Register (R).** The Z-80 CPU contains a memory refresh counter to enable dynamic memories to be used with the same ease as static memories. Seven bits of this 8 bit register are automatically incremented after each instruction fetch. The eighth bit will remain as programmed as the result of an LD R, A instruction. The data in the refresh counter is sent out on the lower portion of the address bus along with a refresh control signal while the CPU is decoding and executing the fetched instruction. This mode of refresh is totally transparent to the programmer and does not slow down the CPU operation. The programmer can load the R register for testing purposes, but this register is normally not used by the programmer. During refresh, the contents of the I register are placed on the upper 8 bits of the address bus.

#### Accumulator and Flag Registers

The CPU includes two independent 8-bit accumulators and associated 8-bit flag registers. The accumulator holds the results of 8-bit arithmetic or logical operations while the flag register indicates specific conditions for 8 or 16-bit operations, such as indicating whether or not the result of an operation is equal to zero. The programmer selects the accumulator and flag pair that he wishes to work with with a single exchange instruction so that he may easily work with either pair.

### General Purpose Registers

There are two matched sets of general purpose registers, each set containing six 8-bit registers that may be used individually as 8-bit registers or as 16-bit register pairs by the programmer. One set is called BC, DE and HL while the complementary set is called BC', DE' and HL'. At any one time the programmer can select either set of registers to work with through a single exchange command for the entire set. In systems where fast interrupt response is required, one set of general purpose registers and an accumulator flag register may be reserved for handling this very fast routine. Only a simple exchange commands need be executed to go between the routines. This greatly reduces interrupt service time by eliminating the requirement for saving and retrieving register contents in the external stack during interrupt or subroutine processing. These general purpose registers are used for a wide range of applications by the programmer. They also simplify programming, especially in ROM based systems where little external read/write memory is available.

### 2.2 ARITHMETIC & LOGIC UNIT (ALU)

The 8-bit arithmetic and logical instructions of the CPU are executed in the ALU. Internally the ALU communicates with the registers and the external data bus on the internal data bus. The type of functions performed by the ALU include:

Add	Left or right shifts or rotates (arithmetic and logical)
Subtract	Increment
Logical AND	Decrement
Logical OR	Set bit
Logical Exclusive OR	Reset bit
Compare	Test bit

### 2.3 - INSTRUCTION REGISTER AND CPU CONTROL

As each instruction is fetched from memory, it is placed in the instruction register and decoded. The control sections performs this function and then generates and supplies all of the control signals necessary to read or write data from or to the registers, control the ALU and provide all required external control signals.




FIGURE 3.0-1  
PIO PIN CONFIGURATION



2.0 PIO ARCHITECTURE

A block diagram of the Z80-PIO is shown in Figure 2.0-1. The internal structure of the Z80-PIO consists of a Z80-CPU bus interface, internal control logic, Port A I/O logic, Port B I/O logic, and interrupt control logic. The CPU bus interface logic allows the PIO to interface directly to the Z80-CPU with no other external logic. However, address decoders and/or line buffers may be required for large systems. The internal control logic synchronizes the CPU data bus to the peripheral device interfaces (Port A and Port B). The two I/O ports (A and B) are virtually identical and are used to interface directly to peripheral devices.




FIGURE 2.0-1  
PIO BLOCK DIAGRAM

The Port I/O logic is composed of 6 registers with "handshake" control logic as shown in Figure 2.0-2. The registers include: an 8 bit data input register, an 8 bit data output register, a 2 bit mode control register, an 8 bit mask register, an 8 bit input/output select register, and a 2 bit mask control register.




FIGURE 2.0-2  
PORT I/O BLOCK DIAGRAM

The 2-bit mode control register is loaded by the CPU to select the desired operating mode (byte output, byte input, byte bidirectional bus, or bit control mode). All data transfer between the peripheral device and the CPU is achieved through the data input and data output registers. Data may be written into the output register by the CPU or read back to the CPU from the input register at any time. The handshake lines associated with each port are used to control the data transfer between the PIO and the peripheral device.

The 8-bit mask register and the 8-bit input/output select register are used only in the bit control mode. In this mode any of the 8 peripheral data or control bus pins can be programmed to be an input or an output as specified by the select register. The mask register is used in this mode in conjunction with a special interrupt feature. This feature allows an interrupt to be generated when any or all of the unmasked pins reach a specified state (either high or low). The 2-bit mask control register specifies the active state desired (high or low) and if the interrupt should be generated when *all* unmasked pins are active (AND condition) or when *any* unmasked pin is active (OR condition). This feature reduces the requirement for CPU status checking of the peripheral by allowing an interrupt to be automatically generated on specific peripheral status conditions. For example, in a system with 3 alarm conditions, an interrupt may be generated if any one occurs or if all three occur.










The interrupt control logic section handles all CPU interrupt protocol for nested priority interrupt structures. The priority of any device is determined by its physical location in a daisy chain configuration. Two lines are provided in each PIO to form this daisy chain. The device closest to the CPU has the highest priority. Within a PIO, Port A interrupts have higher priority than those of Port B. In the byte input, byte output or bidirectional modes, an interrupt can be generated whenever a new byte transfer is requested by the peripheral. In the bit control mode an interrupt can be generated when the peripheral status matches a programmed value. The PIO provides for complete control of nested interrupts. That is, lower priority devices may not interrupt higher priority devices that have not had their interrupt service routine completed by the CPU. Higher priority devices may interrupt the servicing of lower priority devices.

When an interrupt is accepted by the CPU in mode 2, the interrupting device must provide an 8-bit interrupt vector for the CPU. This vector is used to form a pointer to a location in the computer memory where the address of the interrupt service routine is located. The 8-bit vector from the interrupting device forms the least significant 8 bits of the indirect pointer while the I Register in the CPU provides the most significant 8 bits of the pointer. Each port (A and B) has an independent interrupt vector. The least significant bit of the vector is automatically set to a 0 within the PIO since the pointer must point to two adjacent memory locations for a complete 16-bit address.

The PIO decodes the RETI (Return from interrupt) instruction directly from the CPU data bus so that each PIO in the system knows at all times whether it is being serviced by the CPU interrupt service routine without any other communication with the CPU.

Operation	MNE	OP	Description	For s =	n	10B	A	r	(nn)	(BC)	(DE)	(HL)	(X + e)	(Y + e)	Flags
Move, bit	SET	h, s	Set b <sup>s</sup> bit of s				2/8	2/8				2/15	4/23	4/23	---
	RES	b, s	Reset b <sup>s</sup> bit of s				2/8	2/8				2/15	4/23	4/23	---
Move, register	LD	r, s	r ← s		2/7		1/4	1/4				1/7	3/19	3/19	---
	LD	s, r	s ← r				1/4	1/4				1/7	3/19	3/19	---
	LD	s, n	s ← n				2/7	2/7				2/10	4/19	4/19	---
	LD	A, s	A ← s (see text for note on flags)		2/7	2/9	1/4	1/4	3/13	1/7	1/7	1/7	3/19	3/19	---
	LD	s, A	s ← A			2/9	1/4	1/4	3/13	1/7	1/7	1/7	3/19	3/19	---
Block move	LDM		(DE) ← (HL); Inc. DE, HL; Dec. BC									2/16			- x x ↑
	LDIR		(DE) ← (HL); Inc. DE, HL; Dec. BC; Repeat until BC = 0									2/21BC			- x x 0
	LDD		(DE) ← (HL); Dec. DE, HL, BC									2/16			- x x ↑
	LDDR		(DE) ← (HL); Dec. DE, HL, BC; Repeat until BC = 0									2/21BC			- x x ↑
Input/Output	IN	A, (n)	A ← Device(n)				2/10								---
	IN	r, (C)	r ← Device(C)				2/11	2/11							- ↑ ↑ ↑
	OUT	(n), A	Device(n) ← A				2/11								---
	OUT	(C), r	Device(C) ← r				2/12	2/12							---
Block I/O	INI		(HL) ← Device(C); Inc. HL; Dec. B									2/15			- ↑ x x
	INIR		(HL) ← Device(C); Inc. HL; Dec. B; Repeat until B = 0									2/20B			- 1 x x
	IND		(HL) ← Device(C); Dec. HL, B									2/15			- ↑ x x
	INDR		(HL) ← Device(C); Dec. HL, B; Repeat until B = 0									2/20B			- 1 x x
	OUTI		Device(C) ← (HL); Inc. HL; Dec. B									2/15			- ↑ x x
	OTIR		Device(C) ← (HL); Inc. HL; Dec. B; Repeat until B = 0									2/20B			- 1 x x
	OUTD		Device(C) ← (HL); Dec. HL, B									2/15			- ↑ x x
	OTDR		Device(C) ← (HL); Dec. HL, B; Repeat until B = 0									2/20B			- 1 x x
Increment	INC	s	s ← s + 1				1/4	1/4				1/11	3/23	3/23	- ↑ ↑ ↑
Decrement	DEC	s	s ← s - 1				1/4	1/4				1/11	3/23	3/23	- ↑ ↑ ↑
Complement A	CPL		A ← $\bar{A}$				1/4								↑ ↑ ↑ ↑
	NEG		A ← 00 - A				2/8								↑ ↑ ↑ ↑
Add-Subtract	ADD	s	A ← A + s		2/7		1/4	1/4				1/7	3/19	3/19	↑ ↑ ↑ ↑
	ADC	s	A ← A + s + C		2/7		1/4	1/4				1/7	3/19	3/19	↑ ↑ ↑ ↑
	SUB	s	A ← A - s		2/7		1/4	1/4				1/7	3/19	3/19	↑ ↑ ↑ ↑
	SBC	s	A ← A - s - C		2/7		1/4	1/4				1/7	3/19	3/19	↑ ↑ ↑ ↑
	DAA		Correct BCD addition and subtraction				1/4								↑ ↑ ↑ ↑

## Z-80 INSTRUCTION SET

AND	AND	s	A ← A AND s		2/7		1/4	1/4				1/7	3/19	3/19	0 ↑ ↑ ↑
Exclusive-OR	XOR	s	A ← A ⊕ s		2/7		1/4	1/4				1/7	3/19	3/19	0 ↑ ↑ ↑
OR (inclusive)	OR	s	A ← A OR s		2/7		1/4	1/4				1/7	3/19	3/19	0 ↑ ↑ ↑
Bit test	BIT	h, s	Set (reset) Z flag if b <sup>s</sup> bit of s is equal to 0 (1)				2/8	2/8				2/12	4/20	4/20	- ↑ x x
Compare	CP	s	A - s (A not changed)		2/7		1/4	1/4				1/7	3/19	3/19	↑ ↑ ↑ ↑
Block compare	CPI		A - (HL); Inc. HL; Dec. BC				2/16								- ↑ x ↑
	CMR		A - (HL); Inc. HL; Dec. BC; Repeat until A = (HL) or BC = 0				2/21BC								- ↑ x ↑
	CPD		A - (HL); Dec. HL, BC				2/16								- ↑ x ↑
	CPDR		A - (HL); Dec. HL, BC; Repeat until A = (HL) or BC = 0				2/21BC								- ↑ x ↑
Rotate	RLC	s					1/4	2/8				2/15	4/23	4/23	↑ ↑ ↑ ↑
	RRC	s					1/4	2/8				2/15	4/23	4/23	↑ ↑ ↑ ↑
	RL	s					1/4	2/8				2/15	4/23	4/23	↑ ↑ ↑ ↑
	RR	s					1/4	2/8				2/15	4/23	4/23	↑ ↑ ↑ ↑
	SLA	s					1/4	2/8				2/15	4/23	4/23	↑ ↑ ↑ ↑
	SRA	s					1/4	2/8				2/15	4/23	4/23	↑ ↑ ↑ ↑
	SRL	s					1/4	2/8				2/15	4/23	4/23	↑ ↑ ↑ ↑
Rotate digits	RLD											2/18			- ↑ ↑ ↑
	RRD											2/18			- ↑ ↑ ↑

Definitions: n = 8 bits of immediate data  
r = any of the eight-bit CPU registers A, B, C, D, E, H, L  
(nn) = the memory location pointed to by the second and third bytes of the instruction  
(HL) = the memory location pointed to by the HL register pair

(Continued)

Figure A8-2. (Continued)


Operation	MNE	OP	Description	For ss =	Bytes/Cycles							Flags					
					AF	SP	BC	DE	HL	IX	IY	C	Z	S	PV		
Move, register-pair	LD	ss, nn	ss ← nn			3/10	3/10	3/10	3/10								
	LD	ss, (nn)	ss ← (nn)			4/20	4/20	4/20	3/16		4/14	4/14					
	LD	(nn), ss	(nn) ← ss			4/20	4/20	4/20	3/16		4/20	4/20					
	LD	SP, ss	SP ← ss						1/6		2/10	2/10					
	PUSH	ss	Stack ← ss		1/11		1/11	1/11	1/11		2/15	2/15					
Exchange, register-pair	POP	ss	ss ← Stack		1/10		1/10	1/10	1/10		2/14	2/14					
	EX	DE, HL	DE ↔ HL					1/4									
	EX	AF, AF'	AF ↔ AF'		1/4												
	EXX		BC ↔ BC'; DE ↔ DE'; HL ↔ HL'				1/4										
	EX	(SP), ss	Stack ↔ ss						1/19		2/23	2/23					
Increment, register-pair	INC	ss	ss ← ss + 1			1/6	1/6	1/6	1/6		2/10	2/10					
	DEC	ss	ss ← ss - 1			1/6	1/6	1/6	1/6		2/10	2/10					
Double add.subtract	ADD	HL, ss	HL ← HL + ss			1/11	1/11	1/11	1/11								
	ADD	IX, ss	IX ← IX + ss			2/15	2/15	2/15			2/15						
	ADD	IY, ss	IY ← IY + ss			2/15	2/15	2/15				2/15					
	ADC	HL, ss	HL ← HL + ss + C			2/15	2/15	2/15	2/15								
	SBC	HL, ss	HL ← HL - ss - C			2/15	2/15	2/15	2/15								

Operation	MNE	OP	Description	Bytes/Cycles	Flags							
					C	Z	S	PV				
Set carry	SCF		C ← 1		1/4				1			
Complement carry	CCF		C ← C'		1/4				1			
Enable interrupts	EI		IFF ← 1		1/4							
Disable interrupts	DI		IFF ← 0		1/4							
Select interrupt mode	IM	0	Select 8080 interrupt mode		2/8							
	IM	1	Select 86800 interrupt mode (vector to address 003BH)		2/8							
	IM	2	Select Z80 interrupt mode (vector through table)		2/8							
Halt	HALT		Stop		1/4							
No operation	NOP		PC ← PC + 1		1/4							
Jump unconditionally	JP	nn	PC ← nn (jump anywhere)		3/10							
Branch unconditionally	JR	e	PC ← PC + e (jump within -126 and +129 bytes from the present location)		2/12							
Jump conditionally	JP	cc, nn	PC ← nn if cc = 1 for cc = C, NC, Z, NZ, M, P, PE, PO		3/10							
Branch conditionally	JR	cc, e	PC ← PC + e if cc = 1 for cc = C, NC, Z, NZ		2/7, 12							
Jump indirect	JP	(HL)	PC ← HL		1/4							
Decrement and jump	DJNZ	(ss), e	PC ← ss for ss = IX, IY DEC B; PC ← PC + e if B ≠ 0		2/8, 13							
Call subroutine	CALL	nn	Stack ← PC; PC ← nn		3/17							
	RST	p	Stack ← PC; PC ← p for p = 00, 08, 10, 20, 28, 30, or 38 (hex)		1/11							
	CALL	cc, nn	Stack ← PC; PC ← nn if cc = 1 for cc = C, NC, Z, NZ, M, P, PE, PO		3/10, 17							
Return from subroutine	RET		PC ← Stack		1/10							
	RET	cc	PC ← Stack if cc = 1 for cc = C, NC, Z, NZ, M, P, PE, PO		1/5, 11							
Return from interrupt	RETI		PC ← Stack; Reset interrupting peripheral interface chip		2/14							
	RETN		PC ← Stack; Restore IFF as it was before this non-maskable interrupt		2/14							

# 1.8° STEP ANGLE HYBRID TYPE


## APPENDIX D.

# PH296-




### DIMENSIONS

#### Single Shaft




#### Double Shaft






scale 1:4, unit=inch (mm)


### COLORS OF LEAD WIRES



### SPEED VS TORQUE CHARACTERISTICS



### INERTIA VS STARTING PULSE RATE CHARACTERISTICS




### SPECIFICATIONS (2-phase full-step)


Motor type		Voltage V	Current per phase A/phase	Holding Torque		Resistance per phase ohm/phase	Inductance per phase mH/phase
Single Shaft	Double Shaft			oz-in	N-cm		
PH296-01	PH296-01B	1.8	4.5	174	123	0.4	1.4
PH296-02	PH296-02B	5.5	1.25	174	123	4.4	14
PH296-03	PH296-03B	14	0.7	174	123	20	60

• Rotor Inertia 3.1 oz-in<sup>2</sup> (560g-cm<sup>2</sup>) • Weight 3.3lbs (1.5 kg)






Component Side



Solder Side

APPENDIX F.



Drawing of mechanical scanner  
(not to scale)



## BIBLIOGRAPHY

1. Zilog Component Data Catalog, 1981.
2. National Component Data Book, 1976.
3. Telefunken Opto-Electronic Data Book, 1978.
4. Motorola Transistor Data Manual, 1979.
5. TI Linear and Interface Circuits Applications Data Book, 1981.
6. SHARP Z-80 CPU/PIO/CTC Technical Manual, 1978.
7. AIRPAX Stepper Motor Handbook, 1979.
8. BODINE Electric Company Stepper Motors and Controls, 1981.
9. Slo-Syn DC Stepping Motors Handbook, 1982.
10. Modulynx Motion Controls for Stepping Motors, 1981.
11. Slo-Syn Stepping Motor Controls, 1980.
12. Leventhal, Lance. Introduction to Microprocessors. Prentice-Hall Editions, 1978.
13. Peatman, John B. Microcomputer-Based Design. Mc.Graw Hill Book Co., 1977.
14. Millman, Jacob. Microelectronics. International Student Edition, Mc.Graw-Hill Co., 1983.
15. Halkias, Christos. Electronic Applications. Mc.Graw-Hill Co., 1976