101 - BE TANEN FROM THIS ROOM

FOR REFERENCE

PRECISE POWER CONTROL ON TIME AXIS

Ъy

Rifki YAPAKÇI

B.S. in E.E., Bogaziçi University, 1982

Submitted to the Institute for Graduate Studies in Science and Engineering in partial fulfillment of the requirements for the degree of

Master of Science

in

Electrical Engineering



Boğaziçi University

1985

PRECISE POWER CONTROL ON TIME AXIS

APPROVED BY

Doç. Dr. Okyay KAYNAK

Doç. Dr. Oguz TOSUN

Y. Doç. Dr. Ömer CERID

aynah

TEST

March 12, 1985





ACKNOWLEDGEMENT

I am grateful to Doc. Dr. Okyay KAYNAK for his guidance and helps from the beginning to the realization of the system.

I also would like to express my thanks to Üzeyir KOCABAŞ for his helps to draw and realise the PCBs.

ABSTRACT

The object of this thesis is to design and realize a versatile microcomputer system and apply it to the precise control of electrical power.

The specific application of this system as presented in the thesis is to control the temperature of a liquid on time axis by controlling the power of a heater unit according to specific requirements. Other possible applications could be chemical reactions that require precise temperature control or experiments that have to be realized under specific temperature conditions. These requirements can be fulfilled by automatic control means most safely. A microcomputer based system is the optimum way of doing this.

In this thesis, the design and the implementation of a microcomputer based temperature control system is presented. The main blocks of the system are a microcomputer an instrumentation amplifier and a digital firing angle control circuit. The system realised operated satisfactorily enabling the control of temperature on time axis with a 0.25 ^oC resolution.

ÖZETÇE

Bu tezin amacı, elastik yapıda bir mikrobilgisayar tasarımlayarak bunu elektrik gücün hassas bir şekilde kontrolüne uygulamaktır.

Tezde sunulan bu sistemin özel uygulama alanı, bir ısıtıcı ünitenin gücünün kontrol edilerek, bir sıvının ısısının özel gereksinimlere göre kontrol edilmesidir. Diğer uygulama alanları, hassas ısı kontrolü gerektiren kimyasal reaksiyonlar veya özel ısı koşulları gerektiren deneyler olabilir. Bu gereksinimler ancak otomatik kontrol vasıtasıyla en emin bir şekilde karşılanabilirler. Bir mikrobilgisayar sistemi bu sorunların çözümünde en uygun araçtır.

Bu tezde, mikrobilgisayar tabanlı bir ısı kontrol sistemi tasarımlanarak gerçekleştirilmiştir. Bir mikrobilgisayar bir araçsal yükseltici ve bir sayısal tetikleme devresi sistemin ana yapı taşlarını oluşturmaktadır. Sistem, zaman ekseninde 0.25 °C hassasiyetle kontrolü sağlayarak, tatmin edici bir şekilde çalışmıştır. TABLE OF CONTENTS

ACKNOWLED	GEMEN	IS	iii
ABSTRACT			iv
ÖZETÇE			V
TABLE OF (CONTE	NTS	vi
I.	INTR	ODUCTION	1
II.	SYST	EM LAYOUT	2
	2.1	THEORY	2
III.	MICR	OCOMPUTER	13
·	3.1	MICROCOMPUTER OPERATION	13
	3.2	MICROPROCESSOR UNIT. Z-80	17
	3.3	PROGRAMMABLE PERIPHERAL INTERFACE	26
	3.4	A/D CONVERSION	30
	3.5	SEMICONDUCTOR MEMORIES	35
IV.	INST	RUMENTATION AMPLIFIER	39
	4.1	INSTRUMENTATION AMPLIFIER	•
		ARCHITECTURE	40
	4.2	INSTRUMENTATION AMPLIFIER	
		SPECIFICATIONS	41
	4.3	THE BRIDGE AND INSTRUMENTATION	
		AMPLIFIER USED IN THIS THESIS	43
V.	DIGI	TAL FIRING ANGLE CONTROL	49
	5.1	CIRCUIT OPERATION	49
	5.2	BASIC PHASE LOCKED LOOP OPERATION	49
	5.3	DESCRIPTION OF THE CIRCUIT	52
	5.4	TRIGGER PULSE SHAPING	54
VI.	DISC	USSION	58

VII	CONCLUSION	6 0	
APPENDIX A	TEMPERATURE VERSUS RESISTANCE TABLE OF		
	PT100	61	
APPENDIX B	THE MONITOR PROGRAM OF THE SYSTEM	62	
APPENDIX C	THE PCB LAYOUTS OF THE SYSTEM UNITS	73	
APPENDIX D	OPERATING INSTRUCTIONS	77	
BIBLIOGRAPHY			

CHAPTER - I

INTRODUCTION

Control of power is an important area in electronics. Until microprocessors become available, analog and hardwired digital control methods were usually used to control power.

Microprocessors and other micro chips contributed a new dimension to power control units. By using this new technology power can be controlled precisely on time, according to the programme written into the system. Of course this is a very important development because of the fact that it gives very broad elasticity to control power.

Microcomputer systems are very efficient to control industrial processes. It has some advantages over analog control systems and TTL systems : Precise control can be achieved ; real time concept can be included easily; design and equipment cost decrease appreciably. In some industrial processes, it may be necessary to control environmental conditions. One of the important environmental condition is temperature. In this thesis, the design and the implementstion of a microprocessor based system to control the temperature of the liquid in a tank is described.

CHAPTER 2

SYSTEM LAYOUT

1.1. Theory

Instantenous power, P, in an a.c. circuit may be expressed as:

$$P=V \cdot I=V_{m} \operatorname{sinwt} \cdot I_{m} \operatorname{sin}(wt+\emptyset) \qquad (2.1)$$

where,

V_m=Peak Value of the Voltage. I_m=Peak Value of the Current. wt=Angular Frequency.

Ø=Phase Difference between the Voltage and Current Average power is given by,

$$Pav = \frac{1}{2} V_{m} I_{m} \cos \emptyset = V I \cos \emptyset \qquad (2.2)$$

where, cosØ is called the power factor, V and I are the RMS values of voltage and the current respectively.



Figure 2.1.1 A Sinusoidal Voltage Waveform with a Delay Angle of Referring to Figure 2.1.1, the average power, as a function of delay angle, , can be expressed;

$$P_{gv} = \frac{V_m I_m}{2\pi} \int_{\infty}^{2\pi - \alpha} \sin wt \cdot \sin (wt \ \emptyset) \ dwt$$

$$= \frac{V_m I_m}{2\pi} \int_{\infty}^{2\pi - \alpha} \frac{1}{2} (\cos \ \emptyset \cdot \cos(2wt + \beta)) \ dwt$$

$$= \frac{V_m I_m}{4\pi} \left(\cos \ \emptyset \int_{\infty}^{2\pi - \alpha} dwt - \frac{1}{2} \sin(2wt + \beta) \right)^{2\pi - \alpha} \int_{\infty}^{2\pi - \alpha} dwt - \frac{1}{2} \sin(2wt + \beta) \int_{\infty}^{2\pi - \alpha} dwt - \frac{1}{2} (\sin(\beta - 2\alpha))$$

$$= \frac{V_m I_m}{4\pi} \left(2 \cos \beta (\pi - \alpha) - \frac{1}{2} (\sin(\beta - 2\alpha)) - \sin(2\alpha + \beta)) \right)$$

$$P_{gv} = \frac{V_m I_m}{2} \cos \beta (\pi - \alpha) - \frac{1}{4} (\sin(\beta - 2\alpha))$$

$$= \sin(2 - \beta) \right) \qquad (2.3)$$

For a resistive circuit, that is \emptyset is zero, average power is;

$$P_{av} = \frac{V_m I_m}{2\pi} \left((\pi - \alpha) - \frac{1}{2} \sin 2\alpha \right) \quad (2.4)$$

In order to control a.c. power in an electrical circuit two ways can be adopted : Either phase angle of the a.c. waveform is controlled or the cycles of the waveform are controlled.

In this thesis, because of the precise power control, phase control for the power control is adopted. The EMI problem is encountered and tried to be suppressed.

In order to understand the measures for suppression of EML, characteristics of the interference must be explored first. To have interference at all, we must have a transmitter, a creator of interference and a receiver, a device affected by the interference. Common transmitters are opening and closing switches and relay contacts, all forms of electric and electronic circuits with rapidly changing voltages and currents. Receivers are generally electronic circuits both high and low impedance which are sensitive to pulse or high frequency energy. Often the very circuits generating the interference are sensitive to similar interference from outer circuits nearby or on the same power line.

EMI can generally be seperated into two categories radiated and conducted. Radiated interference travels by way of electromagnetic E and H waves just as desirable RF energy does. Conducted interference travels on power, communications or control wires.

As it is seen the two are not seperate packages independently control is not possible. In any case both interference forms must be considered when interference elimination steps are taken.

Phase control circuits using thyristors and triacs are very offensive in creating EMI. These controls are gen erally connected in one of the two ways shown in Figure 2.1.2 a and b.

The circuits in Figure 2.1.2 may be re-drawn as shown in Figure 2.1.3 illustrating the complete circuit for RF energy.



a. Separately Mounted Control.



b. Control and Load are in the Same Enclosure Figure 2.1.2 Two Methods in Phase Control Circuits.

The switch in the control box represents the thyristor shown in the blocking state. In phase control operation this switch is open at the beginning of each cycle of the power line alterations. After a delay, determined by the remainder of control circuitry, the switch is closed and remains that way until the instantenous current drops to zero. This switch is the source from which the RF energy flows down the power lines and through the various capacitors to ground.



Figure 2.1.3 RF Energy Sources in Separately Mounted control.

If the load is passive such as a lamp or a motor which doesn't generate interference, it may be considered as an impedance by-passed with the wire to wire capacitance of its leads.

If it is another RF energy source, however such as a motor with a commutator, it must be treated separately to reduce interference form that source. The power source can be treated as d.c., as far as the high frequency interference pulses are considered. The inductance, associated with the power source, comes from two separate phenomena. First is the leakage impedance of supply transformer and second is the self inductance of the wires, between the power line transformer and the load.

One of the most difficult parameters to pin down in the system is the effect of grounding. Most industrial and commercial wiring and many homes use a grounded conduit

system which provides excellent shielding of radiated energy emanating from the wiring. However, a large number of homes are being wired by two or three wire insulated cable without conduit. The capacitances C_2 , C_4 and C_7 to ground will be affected by the grounding system used.

Before the switch in the control is closed, the system is in steady state condition with the upper line of the power line at the system voltage and the bottom line and the load at the ground potential. When the switch is closed, the upper line potential instantenously falls due to the line and source inductance, then it rises back to its original value as the line inductance is charged.

While the upper line is rising, the line from control to the load also rises in potential. The effect of both of these line increasing in potential together, causes an electrostatic field change which radiates energy. In addition any other loads connected across the power lines, at point A for example, would be affected by a temporary loss of voltage created by the closing of switch and the line and source inductance. This is a form of conducted interference.

A second form of radiated interference is inductive coupling in which the power line and ground form a one turn primary of an air-core transformer. In this mode an unbalanced transient current flows down the power lines with the difference current flowing to the ground through the various capacitive paths available. This type of interference is a problem only when the receiver is within about one wavelength of the transmitter at the offending frequency.

Radiated interference from the control circuit is of little consequence due to several factors. The lead lengths are so short compared to the wavelength in question that they make extremely poor antenna. In addition most of these control circuits are mounted in metal enclosures which provide shielding for radiated energy generated within the control circuitry.

Both forms of radiated interference which are results of conducted interference on the power lines are caused by rapid rise in current. Thus, if this current rise is slowed all forms of interference will be reduced.

When the switch closes it shows very low impedance. Since this reason, it will show very little benefit to put a parallel capacitance to the switch in slowing down the current. The capacitors will be charged to a voltage determined by the circuit constants and the phase angle of the line voltage just before the switch closes. When the switch closes the capacitor will discharge quickly, its current is limited only by its own resistance and the resistance of the switch. However a series inductor will slow down the current rise in the load and thus reduce voltage transients on all lines.



Figure 2.1.4 One Possible EMI Reduction Circuit.

Although the circuit of Figure 2.1.4 will be effective in many cases the filter is unbalanced, providing an RF current path through the capacitances to ground. It has, therefore, been found advantageous to divide the inductor into two parts and to put each half in each line to the control. Figure 2.1.5 illustrates this circuit showing the polarity marks of the two coils which are wound on the same core.



Figure 2.1.5 Split Inductor Circuit.

Where the control circuit is sensitive to fast rising line transients, a capacitor at point B will do much to eliminate this problem. The capacitor must charge through the impedance of the inductor, thus limiting the rate of voltage change (dv/dt) applied to the thyristor while it is in blocking state.

As mentioned above the EMI problem is the main disadvantage as far as the comparison between phase angle control and integral cycle control is made.

Integral cycle control is another a.c power control way. In this approach some cycles are inhibited to pass through the load. Gate triggering of thyristor or a triac occur at the zero crossings of the line waveform. Hence, no EMI problem comes out. But power control by this method is not as precise as phase angle control. The most precise proportion of the power that can be controlled by this method is one percent. Hence, despite the problem of EMI, for precise control ability the former way of control is adopted.

2.2. Operation of the System

This system described in this thesis was designed as versatile as possible. This is why it may be used for controlling other industrial processes. Specific application 1 here is to control temperature inside a water tank.

To use the system, a temperature versus time diagram should be drawn as in Figure 2.2.1.



Figure 2.2.1 A Temperature versus Time Diagram.

This diagram is entered to the microcomputer by keyboard. If any of the data is given by mistake, it is possible to clean the wrong one and re-enter the true one. It is also possible to return to the beginning by resetting the system and change any one of temperature and time data pair at any time.

When entrance of data lasts RUN command is given and the time and the real temperature is displayed and the diagram is realized. The microcomputer controls the slope of the diagram. If any time there is a deviation from it the system takes necessary steps by changing firing angle to correct the slope.

The block diagram of the system is shown in Figure 2.2.2. The temperature sensed by PT100 probe is converted to differential signal by a bridge which is adjusted to give 0 V at 25° C. This differential signal is amplified by an instrumentation amplifier, to couple the signal to A/D converter. This amplified d.c signal is converted to digital signal by the A/D converter and becomes ready for being used by microcomputer.

The microcomputer gets this data and compare it with the data that should exist. If there is a deviation from the required value then it checks the required temperature slope. This deviation is compensated by changing the firing angle through the firing angle control circuitry.

Digital firing angle circuitry can control the firing angle with a resolution at $180^{\circ}/256 \quad 0.703^{\circ}$. The input to this circuitry comes from the microcomputer, which produces the 8-bit firing angle data to the input of the Digital Firing Angle Control Circuit, consequently this data is converted to appropriate firing pulses. Firing pulses are generated in synchronization with the line frequency. These firing angle pulses are used to fire triac to control the power.

Display unit displays the data entered at programming stage. It also displays the real time and the real temperature inside the tank when the system runs. It consists of two three-digit sections. Three digits at the right hand si side displays the entered temperature data, and the real temperature when it runs. Three digits at the left hand side displays the entered time data and real time as hours and minutes when it runs.



Figure 2.2.2 The Block Diagram of the System

CHAPTER III

MICROCOMPUTER

3.1. Microcomputer Operation

Microcomputer was designed as versatile as possible as shown in Figure 3.1. It can be used for many other purposes due to this property. It has an A/D converter to get and process analog signals. It can communicate with the outer world by using I/O ports of 8255 PPI (Programmable Peripheral Interface) in different modes.

The CPU used in microcomputer board is Zilog Z-80 which is one of the most suitable 8-bit microprocessors for control applications. Many software and hardware properties of Z-80 are used in this thesis. It runs at 1.79 MHz.

The monitor program which operates the system is embedded into 2716 EPROM which is 2Kx8 bit erasable programmable read only memory. The monitor program is given at Appendix B.

All the system variables and program data are stored into 6116 RAM which is 2Kx8 bit static random access memory. For the proper operation of the system some variables should be used. In addition, the data given to the system can be considered as program variables when the system runs. Staticness of the RAM doesn't necessitate any refresh operation.

Two 8255 PPIs, Programmable Peripheral Interface, are used in the microcomputer for interfacing the peripherals to the CPU. Each one of 8255 PPI has three-parallel I/O ports which can be used in three modes of operation.



Figure 3.1 The Block Diagram of the Microcomputer

These properties of 8255 will be examined later. One port is used for the digital data from A/D converter. One port as two halves is used to scan the keyboard. Another port gives 8-bit firing delay angle data to the digital firing angle control circuit. One 8-bit port and another half port is used for display unit. Four bit BCD data is strobed into display unit by using one bit for each digit.

<u>Memory Map</u>: The locations of the 2716 and 6116 memories are shown in Figure 3.2.



Figure 3.2 The Memory Map of the Microcomputer.

The reason for this memory map is to simplify the decoding. Decoding circuit is shown in Figure 3.3.

<u>I/O Map</u>: Each 8255 PPI consists of four registers, as far as I/O addressing is considered. These are A, B, C and Control registers.

Table 3.1 shows these ports, addresses for each port and functions.



Figure 3.3 Memory Decoding Circuit.

8255 # 1	Port	I/O Add.	Functions of the Ports
		· · · ·	
	A	Ø4	Input from A/D converter.
	В	Ø5	Control signals to $\overline{\mathrm{LE}}$ of BCD
`		•	to 7-segment display driver.
	Clower	ø6	BCD data to display.
	C _{upper}	Ø6	PC ₄ , write signal to A/D converter to start A/D conver- sion. PC ₅ is point signal for showing seconds.
	CONTROL	Ø7	
8255 # 2			
	A	Ø8	8-bit data to digital firing angle control circuit.
	В	Ø9	Unused
	Clower	ØA	Input for keyboard scanning.
	C	ØA	Output for keyboard scanning.
	CONTROL	ØB	

Table 3.1 The Addresses and Functions of 8255 PPI Ports.

Address decoding logic for 8255 PPIs is shown in Figure 3.4.



Figure 3.4 Address Decoding Logic for 8255 PPIs.

All the ports except the one connected to A/D converter are brought out on the computer board. So, these ports can be used for other purposes according to the peripheral necessity.

3.2. Microprocessor Unit. Z-80

3.2.1. Z-80 Architecture

The Z-80 microprocessor is an 8-bit device that is the data bus is eight bits wide and is the path for all data transferred between external memory and I/O devices and CPU registers. The architecture of the Z-80 is shown in Figure 3.2.1. The address bus is two bytes wide normally the address bus would specify external memory address of 0 to 65535 (\emptyset to 64K) since the Z-80 has full complement of I/O instructions, no memory mapped I/O would be required. In memory mapped I/O, some portion of memory map would be dedicated to address of I/O devices.



Figure 3.2.1 The Z-80 Microprocessor Architecture

The main path for data within the CPU is an internal data bus which connects the CPU registers, arithmetic and logical unit, data bus, control and instruction registers. The arithmetic and logical unit performs additions subtractions, logical functions of ANDing, ORing and Exclusive ORing and shifting operations between two eight bit operands. In addition, BCD operations may be performed under control of a Decimal Adjust Accumulator instruction.

3.2.2. General Purpose Registers

The CPU registers and status flags for the Z-80 may be illustrated in Figure 3.2.2.



Figure 3.2.2 CPU Registers and Status Flags.

The accumulator is the primary source and destination for one operand and two operand instructions. All 8-bit arithmetic and Boolean instructions take one of the operand from the accumulator and return the result to the accumulator. An instruction must therefore load the accumulator before the Z-80 can perform any 8-bit arithmetic and Boolean operation. The B, C, D, E, H and L registers are all secondary registers. Data stored in any of these six registers may be accessed with equal ease, such data can be moved to any other register or can be used as the second operand in two operand instructions.

There are however some important differences in the functions of registers B, C, D, E, H and L.

Registers H and L are the primary data pointers for the Z-80. That is to say, these two registers are normally used to hold the 16-bit memory address of data being accessed. Data may be transferred between any register and the memory addressed by H and L. Since HL is the primary data pointer it often takes fewer bytes of object code and less instruction cycles to perform operation with it.

Registers B, C, D and E provide secondary data storage. Frequently the second operand for two operand instructions is stored in one of these four registers.

There are a limited number of instructions that treat registers B and C or D and E as 16-bit data pointers. But these instructions move data between memory and the accumulator only.

Registers IX and IY are the index registers. They provide a limited indexing capability. When an instruction is executed in an indexed addressing mode one of the two index registers is used to calculate the memory address. The memory operand is obtained by adding the contents of the index register and an 8-bit value contained in the displacement of the instruction employing the indexed addressing mode. Indexed operations of this kind are extremely powerful for efficient programming. The alternate registers F', A', B', C', D', E', H' and L' provide a duplicate set of general purpose registers; one instruction exchanges AF and the alternate BC', DE', HL'. The advantage in two blocks of general purpose registers is that a programmer may rapidly switch from one block to another. In the simplest case, this provides more register storage in the CPU.

There are a number of instructions that handle 16bit data at a time. These instructions refer to pairs of CPU registers as follows;

F	and	A
B	11	C
D	tt	E
Н	11	
E.	and	A'
B •	Ħ	C '
D'	. 11	E '
H '	TT -	L,
High Order	_	Low Order
Byte		Byte

The combinations of the accumulator and flags treated as a 16-bit unit used only for stack operations and alternate register switches. Arithmetic operations access B and C , D and E, H and L as 16-bit data units.

Second use for these register pairs is double precision arithmetic. This involves adding subtracting incrementing or decrementing a 16-bit value . Most arithmetic and logical operations in the Z-80 are oriented toward 8-bit aperations but the Z-80 allows limited operations between the register pairs and the stack pointer and the index registers IX and IY. <u>Flag Register:</u> The carry status flag holds carries out of the most significant bit in any arithmetic operation. The carry flag is also included in shift instructions; it is reset by Boolean instructions.

The subtract flag is designed for internal use during decimal adjust operations. This flag is set to 1 for all subtract instructions and reset to zero for all add instructions.

The parity/overflow flag is a multiple use flag, depending on the operation being performed. For arithmetic operations, it is an overflow flag. For input, rotate and Boolean operations, it is a parity flag with l = even parity, O = odd parity. During block transfer and search operations it remains set until the byte counter decrements to zero; then it is reset to zero. It is also set to the current state of the interrupt enable flip-flop (IFF2) when LD A,I or LD A,R instructions are executed.

The zero flag is set to 1 when any arithmetic and Boolean operation generates a zero result. The zero status is set to \emptyset when such an operation generates a non-zero result.

The sign status flag acquires the value of the most significant bit of the result following the execution of any arithmetic and Boolean instructions.

The auxilary carry status flag holds any carry from bit 3 to 4 resulting from the execution of any arithmetic operation. The purpose of this flag is to simplify Binary Coded Decimal (BCD) operations.

All of the above status flags keep their current value until an instruction that modifies them is executed. The PC register is a 16-bit register that holds the location of the current instruction being fetched from memory. Instructions in the Z-80 are one, two, three or four bytes long.

The CPU will automatically increment the PC by one, two, three or four depending on the length of the instruction being executed. The PC is available to the programmer only in the sense that it may be loaded or stored. No arithmetic or logical operations on the PC are-permitted.

The 16-bit stack pointer allows to implement a stack anywhere in addressable memory. The size of stack is limited only by the amount of addressable memory present. The stack should be used for accessing subroutines and processing interrupts.

The Interrupt Vector Register, I, is used to hold the page address of an interrupt service routine. The last special purpose register is the 7-bit Memory Refresh Register, R. When external memory consist of dynamic memories, the R register allows automatic refreshing of this type of semiconductor memory which periodically needs to have every cell read or refreshed to retain its contents.

3.2.3. Interface Signals and Timing

The pinout of the Z-80 Microprocessor is shown in Figure 3.2.3 with the pins logically grouped according to the function rather than the actual physical representation.

<u>Address and Data Bus</u>: The address bus is represented by the signal A_{15} through $A_{\not{0}}$. Address bus is active high and tri-state. When I/O devices are addressed the lower byte of address bus is used.



Figure 3.2.3 The Pinouts of Z-80 Microprocessor

The data bus signals D_7-D_{\emptyset} are also tri-state active high signals. The data bus is bidirectional permitting data to be transferred to CPU registers or from them.

<u>Bus Control Signals</u>: There are two signals related to bus control, one is input, <u>BUSRQ</u>, and the other is <u>BUSAK</u>. BUSRQ is an active low signal that is generated by an external device to gain control of the CPU buses. The CPU responds with acknowledge signal <u>BUSAK</u>.

<u>Memory Signals</u>: There are four signals associated with memory operation : MEMRQ, RD, WR and RFSH. The first MEMRQ, Memory Request, is a tri-state active low signal indicating that the address bus holds a valid memory address. The $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals are tri-state active low outputs to external memory indicating whether the memory operation is to be a read or write. The $\overline{\text{RFSH}}$ signal is not directly related to normal memory operation. It is used only when dynamic memories are used as external memories.

<u>Input/Output Signals</u>: Signal \overline{IORQ} is a tri-state active low signal which indicates that the least significant eight bits of address bus holds a valid I/O address. Signals \overline{RD} and \overline{WR} must then be used to determine whether the I/O operation is to be an I/O read or I/O write.

<u>Other CPU Signals</u>: The \overline{M} signal is an active low signal indicating that the CPU is in instruction fetch cycle. The $\overline{\text{RESET}}$ signal is an active low input signal that is used as a master CPU reset. This signal would be brought low immediately after power up, or at any time when the microcomputer system is to be reset.

The $\overline{\text{WAIT}}$ signal is a signal associated with slow memories or I/O devices. As long as the $\overline{\text{WAIT}}$ signal is low the CPU will "mark time", doing nothing while the external memory or I/O device responds to a previous memory or I/O request.

<u>Interrupt Related Signals</u>: The remaining logic signals are related to interrupt control signals. Signal $\overline{\text{NMI}}$ is a negative edge triggered input that specifies a non-maskable interrupt is to be performed. The CPU transfers control to the address $\emptyset\emptyset66$ H.

The main interrupt signal INT is an active low input signal that is supplied by external devices to cause an interrupt. The interrupt signal will be recognized by the CPU, if the interrupt flip-flop in CPU is set and if the

BOĞA7ICI ÜNIVERSITESİ KÜTÜPHAMESI

 $\overline{\text{BUSRQ}}$ is not active. If these conditions are met, the CPU accepts the interrupt and acknowledges the interrupt by sending out an $\overline{\text{IORQ}}$ during the fetch ($\overline{\text{MI}}$) time of the next instruction.

<u>Z-80 Timing</u>: All instructions in the Z-80 may be broken into a set of basic cycles. There are two kinds of cycles the most basic being a clock cycle or T cycle. The T cycles are used to control operations within a longer cycle called the machine cycle or M cycle. Every instruction executed within the Z-80 consists of from one to six machine cycles.

Machine Cycles :

- 1. Op-code fetch cycle (Ml cycle).
- 2. Memory data read or write cycle.
- 3. I/O read and write cycles.
- 4. Bus request and acknowledge cycle.
- 5. Interrupt request/acknowledge cycle.
- 6. Non-maskable Interrupt request/acknowledge cycle.
- 7. Exit from a HALT instruction.

3.3. Programmable Peripheral Interface (PPI)

The function of 8255 PPI is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255 is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

Figure 3.3.1 shows data bus buffer and read write control functions of 8255.

<u>Data Bus Buffer</u>: This tri-state bidirectional 8-bit buffer is used to interface the 8255 to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU.



Figure 3.3.1 Read, Write and Control Logic of 8255.

<u>Read, Write and Control Logic</u>: The function of this block is to manage all of the internal and external transfers of both data and control or status word.

<u>Group A and Group B Controls</u>: The functional configuration of each port is programmed by the system software. In essence the CPU outputs a control word to the 8255. The control word contains information such as "mode", "bit set", etc. that initializes the functional configuration of the 8255.

Each of the control blocks (Group A and Group B) accepts commands from the read write control logic, receives "control words" from the internal data bus, and issues the proper commands to its associated ports. The Control Word Register can only be written into. No read operation of the Control Word Register is allowed.

Ports A,B and C : The 8255 contains three 8-bit ports : A,B and C. All can be configured in a wide variety of functional characteristics by "the system software", but each has its own special features or "personality" to further enhance the power and flexibility of 8255.

PORT A: One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

PORT B: One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

PORT C: One 8-bit data output latch/buffer and one 8-bit data input buffer. This port can be divided into two 4-bit ports under the mode control.

3.3.1. 8255 PPI Operational Description

Mode Selection : There are three basic operation mode that can be selected by the system software:

Mode	ø	Basic input/output
Mode	l	Strobed input/output
Mode	2	Bi-directional bus

When 8255 PPI is resetted all ports will be set to the input mode.

After the reset is removed, the 8255 can be remain in this mode with no additional initialization required. During the system program any other modes may be selected using a single output instruction. This allows a single 8255 to service a variety of peripheral devices with a simple software maintenance routine.

The modes for port A and port B can be separately defined, while port C is divided into two portions as required by the port A and port B definitions. Modes may be combined so that their functional definitions can be "tailored" to almost any I/O structure.

3.3.2. Operating Modes

As mentioned above, it has three operation modes. The basic input/output mode (Mode \emptyset) is used in this thesis so, only this mode will be examined in detail.

<u>Mode \emptyset </u>: This functional configuration provides simple input and output operations for each of the three ports no "hand shaking" is required, data is simply written to or read from a specified port.

Mode Ø Basic Functional Definitions :

- a. Two 8-bit ports and two 4-bit ports.
- b. Any port can be input or output.
- c. Outputs are latched.
- d. Inputs are not latched.
- e. 16 different Input/Output configurations are possible in this mode.
Table 3.1 shows mode \emptyset port definitions.

· A				GRO	UPA		GROUP B			
D4	Pı	D1	Do	PORTA	PORT C (UPPER)	•	PORT B	PORT C		
0	0	0	0	OUTPUT	OUTPUT	OUTPET				
0	0	0	1	OUTPUT OUTPUT 1. OUTPUT				INPUT		
0	0	1	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT		
0	0	1	1	OUTPUT	OUTPUT	3	INPUT	INPUT		
0	1	0	0	OUTPUT	INPUT	4	OUTPUT	OUTPUT		
0	1	0	1	OUTPUT	INPUT	INPUT 5 OUTPUT		INPUT		
0	1	1	0	OUTPUT	INPUT	INPUT 6 INPUT		OUTPUT		
0	1	1	1	OUTPUT	INPUT	INPUT 7 INPU		JT.POT		
1	0	0	. 0	INPUT	OUTPUT	PUT 8 OUTPUT		OUTPUT		
1	0	0	1	INPUT	TUSTUO	9 OUTPUT		INPUT		
1	0	1	0	INPLIT	OUTPUT 10 INPUT		OUTPUT			
1	0	1	; 1	INPUT	OUTPUT 11 INPUT		INPUT	INPUT		
1	1.1	0	0	INPUT	INPUT 12 OUTPUT		OUTPUT	OUTPUT		
1	1	0	11	INPUT	INPUT 13 OUTPU		OUTPUT	INPUT		
1	1	1	0	INPUT	INPUT	14	INPUT	OUTPUT		
1	1	1	1	INPUT	INPUT	15	INPUT	INPUT		

Table 3.1 Mode Ø Port Definitions.

3.4. A/D Conversion

Signals which may assume any value in a continuous range are called analog signals. When analog signals must be processed there is often a great advantage in converting the signal to digital form so that the processing can be done digitally.

At the input of a digital processing system, the overall process of converting an analog signal to a digital form includes a sequence of four individual processes called; sampling, holding, quantizing and encoding. These processes are not necessarily performed as separate operations. Generally sampling and holding are done simultaneously in a type of circuit referred to as a Sample and Hold circuits while quantizing and encoding are done simultaneously in a circuit referred to as an A/D converter. Interfacing an A/D converter to microcomputer bus is shown in Figure 3.4.1.



Figure 3.4.1 Interfacing an A/D Converter to Microcomputer Buses.

During a read cycle the address on the address bus is decoded and if the PPI is enabled by the correct address the data from A/D converter is presented to the data bus. During the write cycle the address bus is decoded. If the address is valid than the converter is strobed to initiate conversion.

The time interval between the write and read cycles is a function of conversion time for the particular converter used. If the time period is short, it will probably be acceptable to HALT or INHIBIT further system operations until the conversion is complete. If the conversion time is long it may be preferrable to carry out other operations while conversion is in progress and INTERRUPT when conversion is complete. Most A/D converters have a busy output, sometimes called EOC (End of Conversion) which can be used to generate interrupts. Another problem that must be considered is the effect of analog signal changes during the conversion cycle which can cause gross errors. This can be solved by using a sample and hold amplifier to hold the signal constant during conversion, necessitating further circutry to produce further pulses for this device.

One solution to the above problem is to use specifically designed analogue input peripherals. This directly interfaces to the microprocessor bus system and contains all components necessary to read analogue changes into a microprocessor based system.

3.4.1. ADC(0801), 8-Bit PP Compatible A/D Converter

ADC 0801 is a CMOS 8-bit successive approximation A/D converter which use a differential potentiometric ladder similar to the 256 products.

Differential analog voltage input allows increasing the common mode rejection and offsetting the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analogue voltage span to the eight bits of resolution.

Specifications :

- a. 8-bit resolution
- b. Total error 1/4 LSB
- c. Conversion time 100 mSec.
- d. Access time 135 nSec.

<u>Functional Description</u>: The ADC 0801 combines a circuit equivalent of the 256 R network. Analog switches are sequenced by successive approximation logic. The block diagram of ADC 0801 is shown in Figure 3.4.2.



Note 1: CS shown twice for clarity. Note 2: SAR = Successive Approximation Register.

Figure 3.4.2 The Block Diagram of ADC 0801

The most significant bit is tested first and after eight comparisons a digital 8-bit binary code is transferred to an output latch and than an interrupt is asserted. A conversion in progress can be interrupted by issuing a second start command. The device may be operated in the free running mode by connecting INTR to the WR input with CS 0. To insure start-up under all possible conditions, an external write pulse is required during the first power up cycle.

On the high to low transition of the WR input the internal SAR latches and the shift register stages are reset. As long as the CS input and WR input remain low the A/D is

resetted. Conversion will start from 1 to 8 clock periods after at least one of these inputs makes a low-to-high transition.

The converter is started by having \overline{CS} and \overline{WR} simultaneously low. This sets the start flip-flop (F/F) and the resulting "l" level resets the 8-bit shift register; resets the interrupt F/F and inputs a "l" to the D flipflop.

Internal clock signals then transfer this "1" to the Q output of F/F 1. Then AND gate ,Gl, combines this "1" output with a clock signal to provide a reset signal to the start F/F. If the set signal is no longer present (either \overline{WR} or \overline{CS} is a "1") the start F/F is reset and the 8-bit shift register then can have the "1" clocked in, which starts the conversion process. If the set signal were to still be present, this reset pulse would have no effect and the 8-bit shift register would continue to be held in the reset mode. This logic therefore allows for wide CS and WR signals and the converter will start after at least one of these signals return high and the internal clocks again provide a reset signal for the start F/F.

After the "1" is clocked through the 8-bit shift register, it appears as the input to the D type latch, LATCH 1. As soon as this "1" is output from the shift register, the AND gate G2, causes the new digital word to transfer to the tri-state output latches. When LATCH 1 is subsequently enabled, the Q output makes a high-to-low transition which causes the interrupt flip-flop to set. An inverting buffer then supplies the INT output signal.

This SLT control of the INTR F/F remains low for eight of the external clock periods (as the internal clocks runs at 1/8 of the frequency of the external clock periods). If the data output is continuously enabled (\overline{CS} and \overline{RD} both held low), the INTR output will still signal the end of conversion, because the set input can control the Q output of the INTR F/F eventhough the RESET input is constantly at a "1" level in this operating mode. This interrupt output will therefore stay low for the duration of the SET signal, which is eight periods of the external clock frequency (assuming the A/D is not started in this interval).

When operating in the free running or continuous conversion mode, the START F/F is SET by the high-to-low transition of the INTR signal. This resets the SHIFT REGISTER which causes the input to the D type latch, LATCH 1 to go low. As the latch enable input is still present, the Q output will go low which then allows the INTR F/F to be RESET. This reduces the width of the resulting INTR output pulse to only a few propogations delay.

When data is to be read the combination of both CS and RD being low will cause the INTR F/F to be reset and the tri-state output latches will be enabled to provide the 8-bit digital outputs.

3.5. Semiconductor Memories

All digital computer systems require facilities for storing information. The information so stored may consists of the numbers to be used in a computation, intermediate computational results, instructions which will direct a computation or all three. That part of a digital processor which provide this facility is called memory.

Semiconductor memories are used for both program and data storage. Program storage devices hold the instructions, that direct the operation of a microprocessor based system; data storage devices store the actual bits of information to be manipulated. The major distinction between

the types of memory used for these respective purposes is that program storage devices must be non-volatile, that is capable of retaining their contents without a steady power supply, while volatile memories used for data storage lose their contents when power is removed.

Non-volatile program storage is needed in microcomputer systems to make the program firmware. Virtually all microprocessor based products use some type of non-volatile read-only memory to store all basic programs. The different types of read-only-memory devices are ROMs, PROMs, EPROMs and EEPROMs.

The monitor program storage device in this thesis is an EPROM, Erasable Programmable Read Only Memory. EPROMs can be programmed by the designer or user as often as desired. They are programmed electrically and can be erased for reprogramming by exposing the chip to special ultraviolet light through a window in the EPROM package. The electrical programming operation traps electrical charges in the bit storage cells selected by addressing word locations on the chip. Intense ultraviolet light dissipates these charges. Between erasures, the EPROM is non-volatile and can retain data for many years without being powered.

Erasable PROMs or EPROMs add considerable flexibility to the programming stage. The only drawback to EPROM is that they must be removed from the equipment to be reprogrammed. Despite this inconvenience, EPROM s are today the most popular program storage memory devices.

The EFROM used in this thesis is a 2Kx8 bit EPROM which is named 2716. The reset vector of Z-80 microprocessor, that is to say, the address on the address bus when the system is resetted, is $\emptyset\emptyset\emptyset\emptyset$ H. Due to this fact the monitor program has to be exist at the beginning of memory map. The EPROM is located between the addresses $\emptyset\emptyset\emptyset\emptyset$ H to $\emptyset7FFH$ in this system.

The 2716 is a word addressable 16384 bit EPROM. It is a silicon gate N-Channel MOS device. Some important features of 2716 can be stated as follows:

- a. Single 10 % 5V Power Supply.
- b. Automatic Power Down Mode (Standby).
- c. Organized as 2048 Bytes of 8 bits.
- d. Low power dissipation, 555 mW max. active power.
- e. TTL compatible during read and program.
- f. Maximum Access Time 450 nS.

Data storage devices on the other hand must be capable of writing data into storage as well as reading it out. This is due to the fact that stored data is constantly being changed. Random access memories, called RAMs, are used for this purfose due to their read/write property. However, semiconductor RAMs are volatile requiring steady power supply for keeping their contents.

RAMs can be classified into two major groups, Dynamic RAMs and Static RAMs. In dynamic RAMs a stored charge switches a transistor either on or off, storing the information. Since the charge eventually leaks off, the cell needs to be refreshed at regular intervals hence, the term dynamic memory comes out, peripheral circuitry senses the data and re-writes it into the cell. The resulting increase in density and reduction in power make dynamic RAMs very popular.

On the other hand Static RAMs require no refreshing for keeping their contents. But static memory cells have two main drawbacks : Relatively large size and high power consumption, both critical parameters for high-density memories. Non-requirement of additional hardware for refreshing and suitable organizations make usable static RAMs for small microprocessor based systems.

The RAM used in this thesis work is a 2Kx8 bit static RAM which is called 6116.

This is a High Speed CMOS device consisting of 2048x8 bit cells. Important features of 6116-3 RAM are as follows:

- a. Single 5V supply.
- b. Access time : 150 nS.
- c. Standby power dissipation : 100 mW. Operation power dissipation : 180 mW (typical).
- d. All inputs and outputs are TTL compatible.

CHAPTER IV

INSTRUMENTATION AMPLIFIER

An instrumentation amplifier is a commited "gain block" that measures the difference between the voltages existing at its two input terminals, amplifies it by a precisely set gain and causes the result to appear between a pair of terminals in the output circuit. Referring to Figure 4.1,

 $V_{\rm S} - V_{\rm R} = G(V^+ - V^-)$, in which $V_{\rm S}$ Sense or output voltage, $V_{\rm R}$ Reference voltage, G Gain, $(V^+ - V^-)$ is the differential input voltage.



Figure 4.1 Basic Instrumentation Amplifier Functional Diagram.

An ideal instrumentation amplifier responds only to the difference between the input voltages. If the input voltages are equal (V = V = VCM, the common mode voltage), the output of the ideal instrumentation amplifier will be zero.

An amplifier circuit which is optimized for performance as an instrumentation amplifier gain block has high input impedance, low offset and drift, low non linearity, stable gain, low effective output impedance. It is commonly used for applications which capitalize on these advantages. Examples : Transducer amplification for thermocouples, strain gage bridges, current shunts and biological probes.

4.1. Instrumentation Amplifier Architecture

Classic 3-OpAmp instrumentation amplifier circuit is shown in Figure 4.1.1.



Figure 4.1.1 3-Op Amp Instrumentation Amplifier

The Op Amps are used extremely in instrumentation amplifiers as building blocks. Al and A2 are input Op Amps, they give high input impedance. RG is used to control the gain. But the gain is adjusted by the ratio of R3/R2 structurally. Hence,

$$V_{\text{out}} = \frac{R_3}{R_2} \left(\frac{2R_1}{R_G} + 1 \right) \Delta V \qquad (4.1.1)$$

4.2. Instrumentation Amplifier Specifications

Gain : These specifications refer to the linear transfer function of the device. For example, for the above circuit from equation 4.1.1.

$$A_{V} = \frac{V_{out}}{\Delta V} = \frac{R_{3}}{R_{2}} \left(\frac{2R_{1}}{R_{G}} + 1 \right)$$
(4.2.1)

is the gain of the circuitry. There are some limitations on the gain of instrumentation amplifier due to noise and drift.

Equation Error : This gives the deviation from the gain equation when the resistors at nominal values. This can be compensated by using trimmers for R_G and R_3 . However, systems using microprocessors (or computers) can be made self calibrating to take into account lumped gain errors of all the stages in the analog portion of the system from transducer to A/D converter.

Nonlinearity : Nonlinearity is defined as the deviation from a straight line on the plot of output vs. input. The magnitude of linearity error is the maximum deviation from a "best straight line" with the output, swinging through its full scale range. Nonlinearity is usually specified in percent of full scale output range. Gain Versus Temperature : These numbers give the deviations from the gain equation as a function of temperature.

Settling Time : It is defined as that legth of time required for the output voltage to approach and remain within a certain (\pm) tolerance of its final value. It is usually specified for a fast step that will drive the output through its full scale range and it includes slew rate. Factors contributing to the setling time are slew rate limiting, underdamping and thermal gradients.

Offset voltage : Offset voltage and common mode rejection specifications are often considered the key specifications of instrumentation amplifiers. While initial offset can be adjusted to zero, shifts in offset voltage with time and temperature introduce errors. Systems that involves microprocessors can correct for offset errors in the whole measurement chain.

Offset voltage and offset drift are functions of gain. The offset, measured at the output is equal to a constant plus a term proportional to gain.

Input Bias and offset currents : Input bias currents are those currents needed to bias the input transistors of a dc amplifier or to supply the function leakage of FETs. FET input devices have lower input bias currents than those using bipolar transistors but FET leakage currents increase dramatically with temperature approximately doubling every 11°C. Since bias currents can be considered as a source of offset voltage (when multiplied by source resistance); the change in bias currents is of more concern than the magnitude of bias current. Input offset current is the difference between the two bias currents.

Although instrumentation amplifiers have differential inputs there must be a return path for the bias currents. If it is not provided those currents will charge stray capacitances, causing the output to drift uncontrollably or to saturate. Therefore, when amplifying outputs of floating sources, such as transformers and thermocouples as well as ac coupled sources, there must still be a dc return path is impractical an isolator should be used.

Common Mode Rejection (CMR): It is a measure of the change in output voltage when both inputs are changed by equal amounts. CMR is usually specified for a full range common mode voltage change at a given frequency and a specified imbalance of source impedance. CMR is a logarithmic expression of the common mode rejection ratio, (CMRR), CMR 20 log (CMRR). The common mode rejection ratio is defined as the ratio of the difference signal gain to the gain of common mode signal. In most instrumentation amplifiers the CMR increases with gain, because the front-end configuration doesn't amplify common mode signals, and the amount of common mode signal appearing at the output stays relatively constant as the signal gain (G) increases. However, at higher gains amplifier bandwidth decreases. Since defferences in phase shift through the differential input stage will showup as common mode errors, CMR becomes more frequency dependant at higher gains.

4.3. The Bridge and Instrumentation Amplifier Used in This Thesis

Bridges are the most popular examples of balanced networks. The concept of symmetry is inherently used in bringing a network to a balanced form. To show this idea let's look at the Wheatstone Bridge shown in Figure 4.3.1.



Figure 4.3.1 The Wheatstone Bridge Circuit.

At balance, that is to say when no current flowing through the measuring device:

$$I_{1}Z_{4} = I_{2}Z_{3} \qquad (4.3.1)$$

$$I_{1}Z_{2} = I_{2}Z_{1} \qquad (4.3.2)$$
By dividing 4.3.1 by 4.3.2,
$$\frac{Z_{4}}{Z_{2}} = \frac{Z_{3}}{Z_{1}} , \quad Z_{1}Z_{4} = Z_{2}Z_{3} \qquad (4.3.3)$$
By taking $Z_{2} = Z_{4} = Z_{3} = R \text{ and } Z_{1} = R_{X}$

$$V_{D} = \left(\frac{R}{R_{X} + R} - \frac{1}{2}\right) V_{AB} \qquad (4.3.4)$$

In this thesis a Wheatstone Bridge is used for generating a difference signal resulting from the temperature change in the liquid tank. The bridge is so designed that it will be in balance at 25°C. The variable resistance is an RTD , PT100 probe. It is of resistance dependant on temperature. Its resistance versus temperature characteris tics is given as a table in Appendix.

In the circuit the temperature dependant resistance prome is connected such that, the connecting wires will contribute nothing. This connection is an industrial standart connection. It provides one connection to one end and two to one other end of the sensor. By this configuration compensation is achieved for lead resistance and temperature change in lead resistance. This is the most commonly used configuration.

The RTD, PT 100 : It is a temperature sensing transducer. It is made up of platinum wire and it operates on the principals of change in electrical resistance of platinum wire as a function of temperature.

Of all usable metals, platinum meets best the requirements of thermometry. It can be highly refined. It resists contamination and it is mechanically and electrically stable. The relation between the temperature and resistance is quite linear. Drift and errors with age and use are negligible. Platinum resistance is used for temperature measurement in the range-220 to 600° C (standard). The maximum temperature is determined by the type of insulation material used to inclose the platinum winding.

The Sensing Element: The heart of the platinum resistance thermometer is the sensing element, made up of high purity platinum wire wound upon a ceramic core. Its resistance is 100.0 at 0° C.

Response times: 50% Response is the time the temperature sensing element needs in order to reach 50% of its steady state value, in a similar manner 90% response time is defined.

Mesurement current and self heating: Temperature measurement is carried out almost exclusively with direct current. The permissible measurement currents are determined by the location of the element and the medium which is to be measured. The self heating error for the PT100 used in this thesis is 0.12 in $^{\circ}C/mW$ for flowing air, V=1 m/s and 0.20 $^{\circ}C/mW$ for still air.

The temperature measurement error, T(^oC) can be calculated from,

$$\mathbf{T} = \mathbf{P} \times \mathbf{S} \tag{4.3.5}$$

In which, S is the measurement error for the element in ^{O}C per miliwatt. With a given value of measuring current, I, the power can be calculated from P I².R, where, R is the corresponding resistance value.

In this thesis the voltage applied to the bridge is tried to be held as low as possible. It is IV. Hence, the self heating measurement error at 25°C;

> $T = P \times S$ $P = I^2 \cdot R = \left(\frac{1}{2x109.7}\right)^2 \times 109.7 = 2.27 \text{ mW}$ P = 2.27 mV at $25^{\circ}C$

At 89°C which is the maximum temperature handled by this system,

$$P = \left(\frac{1}{109.7 \quad 134.3}\right) \times 134.3 = 2.24 \text{ mW}$$

S is given
$$0.12^{\circ}$$
C/mW
T=2.25x0.12 = 0.27°C which is an acceptable error.

The complete schematic diagram of the bridge and instrumental amplifier is given in Figure 4.3.1.



Figure 4.3.1 The Circuit Diagram of the Bridge and Instrumentation Amplifier

The instrumentation amplifier consists of three Op Amps. Two input Op Amps gives high input impedance and high CMRR as FET input Op Amps. System offset voltage is adjusted by R.

Amplifier gain is,

$$A = \frac{R_3}{R} \left(\frac{2R_2}{R_1} + 1 \right)$$

(4.3.6)

The maximum difference signal is obtained at 89 °C.

$$V = \left(\frac{1}{2} - \frac{109.7}{134.3 \quad 109.7}\right) xl = 50.4 \text{ mV}$$

This difference signal should be 5V at the output of instrumentation amplifier for A/D conversion. Hence, the gain ;

$$A = \frac{V_{\text{out}}}{V} = \frac{5}{50.4 \times 10^3} = 99.2$$

This value of gain is set by R_1 in the circuit. The instrumentation amplifier output is coupled to the A/D converter resistively by a lK resistor in computer board. In this circuit ;

 $R_b = 109.73$ which equals the resistance of PT100 at 25 °C.

$$R = 1.5K$$
, $R_3 = 4.7K$, $R_2 = 47K$, $R_1 = 10K$

CHAPTER V

DIGITAL FIRING ANGLE CONTROL

5.1. Circuit Operation

This circuit is used for supplying a triac by firing pulses synchronised with the mains. The firing angle is determined by an 8-bit control input.

A phase coherent control waveform is generated internally by a voltage controlled oscillator which is precisely synchronized with a multiple of the line frequency by a phase locked loop. Therefore the operation of the trigger circuit is free from waveform distortion and transients, usually found on industrial supply lines. The phase locked loop can be designed to have a fast response in order to minimize disturbances during supply frequency transients at start up.

5.2. Basic Phase Locked Loop Operation

Figure 5.2.1 shows the basic blocks of a phase locked loop. The input signal e_i is a sinusoidal of arbitrary frequency, while the voltage controlled oscillator signal e_o is an sinusoidal of the same frequency as the input, but of arbitrary phase. If,

$$e_{i} = \sqrt{2} E_{i} \cdot Sin(W_{o}t + \theta_{1}(t))$$

$$e_{o} = \sqrt{2} E_{o} \cdot Sin(W_{o}t + \theta_{2}(t))$$
(5.2.2)

The output of the multiplier (phase detector) is,

$$e_{d} = e_{i} \cdot e_{o} = 2E_{i} \cdot E_{o} \sin \left(\theta_{1}(t) - \theta_{2}(t) \right) + \sin \left(2W_{o}t + \theta_{1}(t) + \theta_{2}(t) \right) (5.2.3)$$



Figure 5.2.1 Basic Blocks of PLL

The amount of phase error resulting from a given free ency shift can be found by knowing the "dc" loop gain of the system. Considering the phase detector to have a transfer function,

$$E_d = K_d(\theta_1 - \theta_2)$$
 (5.2.4)

and the voltage controlled oscillator to have a transfer function,

$$\Theta_2 = K_0 e_f$$
 (5.2.5)

By taking Laplace transform of 5.2.5.,

$$\theta_{2}(s) = \frac{K_{0} \cdot e_{f}}{s}$$
(5.2.6)

The phase of the V.C.O output will be proportinal to the integral of the control voltage Combining these equations,

$$\frac{\Theta_2(S)}{\Theta_1(S)} = \frac{K_0 K_D F(S)}{S + K_0 K_D F(S)}$$

Now lets consider the ac performance which is governed by the components of the loof filter placed between the phase detector and the V.C.O. In fact, it is this loop filter that makes the phase locked loop so powerful. Only a resistor and capacitor are all that is needed to produce an arbitrarily narrow bandwidth at any selected center frequency. One of the simplest filters is an RC network.

$$\frac{e_{f}}{e_{d}} = \frac{1}{1 + SR_{1}C_{1}}$$
(5.2.8)
$$\frac{\partial_{2}(S)}{\partial_{1}(S)} = \frac{K_{0} \cdot K_{D}/\tau_{1}}{\frac{2}{S} + S/\tau_{1} + K_{0}K_{D}/\tau_{1}}$$
(5.2.9)
$$\tau_{1} = R_{1}C_{1}$$

in which R_land C_l are the components of the filter.

In terms of servo theory, the damping factor and natural frequencies are;

$$W_n = \sqrt{\frac{K_o K_D}{R_1 C_1}}$$

$$\overline{\boldsymbol{\mathcal{J}}} = \frac{1}{2} \sqrt{\frac{1}{\frac{1}{R_1 C_1 K_0 K_D}}}$$

(5.2.10)

(5.2.11)

(5.2.7)

The damping factor is ;

$$\overline{\zeta} = \frac{1}{2} \left(\overline{\zeta}_2 + \frac{1}{K_0 \cdot K_D} \right) \sqrt{\frac{K_0 K_D}{\overline{\zeta}_1 + \overline{\zeta}_2}} \simeq \frac{W_n \cdot \overline{\zeta}_2}{2}$$
(5.2.12)



Figure 5.2.2 RC Filter with Damping Resistor.

5.3. Description of the Circuit

The block diagram of the circuit is shown in Figure 5.3.1. The principal waveforms are shown in Figure 5.3.2. A transformer and a comparator are used for shaping the sinusoidal line waveform. The comparator converts the ac input voltage to a square wave which is used to synchronize the phase locked loop frequency synthesizer. This consists of CMOS phase locked loop element 4046 with its own voltage controlled oscillator and a nine bit counter. The loop filter is selected in order to obtain a type 2 PLL which produces a phase coherent output relative to the input. The square wave of the second input of the phase detector has the same frequency as the synchronizing signal at the output of the comparator and the two signals are phase coherent.



Figure 5.3.2 The Block Diagram of Digital Angle Control System.



Figure 5.3.3 The Principal Waveforms

The content of the nine-bit counter is effectively a linear digital ramp synchronized in phase and frequency with the ac input voltage. At the beginning of each cycle (0°) , the counter content is zero and it is incremented by the 25.6 kHz. Signal from the V.C.O is divided by 9-bit counter to attain 511 at the end of the cycle (360°).

The desired delay angle is provided by the digital comparator which detects coincedence of the 8-bit counters content with the digital control input. Hence, the delay angle is directly proportional to the control input and can be varied from 0° to 180° by steps of $180^{\circ}/256 \quad 0.7^{\circ}$.

The comparator output is fed to the pulse distributing circuit which transmits triggering pulses from an oscillator to appropriate pulses.

5.4. Trigger Pulse Shaping

So far we have obtained the comparator output ANDed with pulses generated by a pulse generator. A triac has four operation modes :

- I⁺ ; A₂(+) , G(+), positive voltage and positive gate current.
- I⁻; A₂(+), G(-), positive voltage and negative gate current.
- III+ ; A₂(-) , G(+), negative voltage and positive gate
 current.
- III⁻; A₂(-), G(-), negative voltage and negative gate
 current.

Present triacs are most sensitive in modes I and III. Slightly less so in mode I, and much less sensitive in mode III. Therefore III mode is not recommended to be used.

Due to this fact, in this circuit, comparator output pulses for negative and positive cycles are taken apart and shaped independently. Figure 5.3.3 shows the generation sequence of firing pulses to the triac. As it is mentioned above the comparator output is ANDed with a pulse generator which has a higher frequency than the comparator output. The ANDed comparator signal is then ANDed once with a 50 Hz square wave synchronized with the mains and once with inverted 50 Hz. So, the firing pulses for positive and negative half cycles are generated separately.

These firing pulses must be applied to the same point, the gate of the triac. So, they have to be combined before applied to the gate. Before summing these signals, polarity invertion must be done for negative half cycles. This is accomplished by using a 741 Op Amp as an inverter. Another 741 is used as a buffer. Combination of these signals are achieved by a summer circuit. The complete circuit diagram of Digital Firing Angle Control System is in Figure 5.3.4.

Summed firing pulses can be coupled to the gate of the triac by some means, by pulse transformers, by optocouplers etc. For safety operation high voltage circuit and the main control circuit has to be isolated from each other.



Figure 5.3.3. Genaration Squence of Firing Pulses.



Figure 4.3.4 The Circuit Diagram of the Firing Angle Control System

CHAPTER VI

DISCUSSION

The realised system operated satisfactorily, but some limitations which stemmed from the fact that the system uses 8-bit data for all the computations and control from A/D converter to Digital Firing Angle Control. The maximum decimal data that can be represented by a byte is 255. This limits the temperature range and power control. Of course, this range could be widened by extra hardware and software but this was unnecessary for this system.

The temperature control range is from 25° C to 89° C. This limitation comes from the above fact. The difference between limits is 64° C. Hence the temperature is controlled with 0.25° C steps.

The maximum and minimum slopes of temperature versus time diagram are also limited due to 8-bit operation. The lower limit is 5.8×10^{-2} °C/min and the upper limit is 15° C/min.

Of course, these limits also depend on the power of the heater in the tank. In the system realized only one heater of 600 W power was used. If this heater is divided into two 300 W heaters, then power control range would be extended.

Due to the dynamics of water in the tank, the sampling period should be as 200 mS as long. As it decreases the control applied to the system approaches to on-off control. In this thesis a hardware based display unit is used. This could be a software based one which is scanned at some frequency, but this would be lessen the control capability of the microcomputer. Due to this reason the former way is adopted.

For the microcomputer system a double sided PCB was designed which caused some difficulty in its manufacture at the university workshop. However, the complexity of the circuit necessitate this, a single sided PCB could not be used.

CHAPTER VII

CONCLUSION

The complete hardware and firmware of a microcomputer based system controlling ac power is realised in the work described in this thesis. The microcomputer is designed such that it is very easy to adapt it to any other indus trial process control. The instrumentation amplifier and digital phase angle control circuits can also be used freely in other applications.

The question whether the approach used in this thesis is an optimum one or not might be raised. If only a coarse control of power is required, then the system described is too sophisticated and expensive. There are many simpler and less expensive approaches. However, if a precise control is required for delicate processes a system like the one described is necessary. Considering the control accuracy that it provides, its cost (which is not forbid-dingly high) is justified.

APPENDIX A.

•

TEMPERATURE VERSUS RESISTANCE TABLE OF PT 100

	1	1.1.1	ł.]	1	1	1	1	1 1	r i i	1		e				-
÷.,	Ohm	Diff.	1°C	Ohm	Diff.	l °C	Ohm	Diff.	°c	Ohm	Diff.	l°c ∣	Ohm	Diff	20	Ohm	n;#
20	10.41	1	-160	35.48	0.42	-100	60.20	0.41	40	84.21	040	+ 0	100.00	0.30	÷ 60	123 24	0.20
19	10.81	0.40	159	35.90	0.42	99	60.61	0.41	39	84.61	0.40	11	100.00	0.35	- 00 c1	123.27	0.30
18	11.20	0.39	158	36.31	0.41	98	61.01	0.40	128	85.00	0.70		100.35	0.39		123.02	0.36
17	11.60	0.40	157	36.73	0.42	97	61 42	0.40	27	05.00	0.39		100.78	0.39	62	124.01	0.39
16	11.99	0.39	156	37.15	0.42	96	61.92	0.41	37	05.40	0.40	3	101.17	0.39	63	124.39.	0.38
15	12 39	0.40	155	37 57	0.42	0.5	01.02	0.40	36	85.79	0.39	4	101.56	0.39	64	124.77	0.38
14	12 79	0.10	154	27.00	0.42	33	02.23	0.41	35	86.19	0.40	5	101.95	0.39	65	125.16	0.39
17	12.70	0.35	1.54	37.90	0.41	94	62.63	0.40	34	86.59	0.40	6	102.34	0.39	66	125.54	0.38
13	13.10	0.40	153	38.40	0.42	93	63.04	0.41	33	86.98	0.39	7	102.73	0.39	67	125.92	0.38
12	13.57	0.39	152	38.82	0.42	92	63.44	0.40	32	87.38	0.40	8	103.12	0.39	68	126.30	0.38
11	13.97	0.40	151	39.23	0.41	91	63.85	0.41	31	87.77	0.39	9	103.51	0.39	69	126.69	0.39
10	14.36	0.39	150	39.65	0.42	90	64.25	0.40	30	88.17	0.40	10	103.90	0.39	70	127.07	0.38
09	14.78	0.42	149	40.07	0.42	89	64.65	0.40	29	88.57	0.40	111	104 29	0.30	71	127 45	0.00
08	15.19	0.41	148	40.48	0.41	88	65.06	0.41	28	88.96	0.39	112	104.68	0.35	72	127.40	0.30
07	15.61	0.42	147	40.90	0.42	87	65.46	0.40	27	80 35	0.00	112	105.07	0.35	72	127.03	0.38
:06	16.03	0.42	146	41.31	0.41	86	65.86	0.40	26	00.50	0.40		105.07	0.39	13	128.22	0.39
05	16.45	0.42	145	41 73	0.42	05	66 27	0.40	20	09.75	0.39	14	105.46	0.39	14	128.60	0.38
nd .	16.86	0.41	144	1214	0.42		00.27	0.41	25	90.15	0.40	15	105.85	0.39	. 75	128.98	0.38
102	17.20	0.42	142	42.14	0.41	04	00.07	0.40	24	90.55	0.40	16	106.23	0.38	76	129.36	0.38
103	17.20	0.42	143	42.00	0.42	83	67.07	0.40	23	90.94	0.39	17	106.62	0.39	77	129.74	0.38
:UZ	17.70	0.42	142	42.97	0.41	82	67.47	0.40	22	91.34	0.40	18	107.01	0.39	78	130.13	0.39
201	18.11	0.41	141	43.39	0.42	81	67.88	0.41	21	91.73	0.39	19	107.40	0.39	79	130.51	0.38
200	18.53	0.42	140	43.80	0.41	80	68.28	0.40	20	92.13	0.40	20	107.79	0.39	80	130.89	0.38
99	18.96	0.43	139	44.21	0.41	79	68.68	0.40	19	92.52	0.39	21	108.18	0.39	81	131 27	0.38
98	19.38	0.42	138	44.63	0.42	78	69.08	0.40	18	92.92	0.40	22	108.57	0.39	82	131.65	0.30
97	19.81	0.43	137	45.04	0.41	77	69.48	0.40	117	93 31	0.39	23	108.05	0.30	02	122.02	0.30
96	20.23	0.42	136	45.45	0.41	76	69.88	0.40	1 16	03 71	0.00	24	100.33	0.30	0.3	132.03	0.56
95	20.66	0.43	135	45.87	0.42	75	70.20	0.40		04.10	0.40	24	109.34	0.39	84	132.41	0.38
Q.A	21.09	0.40	134	16.20	0.42		70.29	0.41		94.10	0.39	25	109.73	0.39	85	132.80	0.39
07	21.00	0.42	122	40.20	0.41	1.	70.09	0.40	14	94.49	0.39	26	110.12	0.39	86	133.18	0.38
33	21.51	0.43	133	46.69	0.41	/3	/1.09	0.40	13	94.89	0.40	27	110.51	0.39	87	133.56	0.38
92	21.93	0.42	132	47.10	0.41	12	71.49	0.40	12	95.28	0.39	28	110.89	0.38	88	133.94	0.38
91	22.36	0.43	131	47.52	0.42	71	71.89	0.40	[11	95.68	0.40	29	111.28	0.39	89	134.32	0.38
90	22.78	0.42	130	47.93	0.41	70	72.29	0.40	10	96.07	0.39	30	111.67	0.39	90	134.70	0.38
89	23.21	0.43	129	48.34	0.41	69	72.69	0.40	9	96.46	0.39	31	112.06	0.39	91	135.08	0.38
88	23.63	0.42	128	48.75	0.41	68	73.09	0.40	8	96.86	0.40	32	112.44	0.38	92	135.46	0.38
87	24.06	0.43	127	49.16	0.41	67	73.49	0.40	7	97.25	0.39	33	112.83	0.39	93	135.84	0.38
86	24.49	0.43	126	49.57	0.41	66	73.89	0.40	6	97.64	0.39	34	113.22	0.30	04	126.22	0.30
85	24.92	043	125	49 99	0.42	65	74 29	0.40	5	98.04	0.40	35	113.61	0.30	05	130.22	0.30
84	25 34	0.42	124	50.40	0.41	64	74.69	0.30	Ä	09.43	0.40	26	113.01	0.39	95	130.00	0.38
07	25.54	0.42	122	50.90	0.41	62	75.00	0.35		00.43	0.35	27	113.99	0.38	90	136.98	0.38
03	25.77	0.43	123	E1 00	0.41	03	75.00	0.40		90.02	0.39	31	114.38	0.39	97	137.36	0.38
82	26.20	0.43	122	51.22	0.41	62	75.48	0.40		99.21	0.39	38	114.//	0.39	98	137.74	0.38
81	26.62	0.42	121	51.63	0.41	61	75.88	0.40	11	99.61	0.40	39	115.15	0.38	99	138.12	0.38
80	27.05	0.43	120	52.04	0.41	60	76.28	0.40	1		}	40	115.54	0.39	100	138.50	0.38
79	27.47	0.42	119	52.45	0.41	59	76.68	0.40	1		1	41	115.93	0.39	101	138.88	0.38
78	27.90	0.43	118	52.86	0.41	58	77.07	0.39	1		ł	42	116.31	0.38	102	139.26	0.38
77	28.32	0.42	117	53.27	0.41	57	77.47	0.40		1	(·	43	116.70	0.39	103	139.63	0.37
76	28.74	0.42	116	53.68	0.41	56	77.87	0.40			[44	117.08	0.38	104	140.01	0.38
75	2917	0.43	115	54.09	0.41	55	78.27	0.40	ļ		ſ	45	117 47	0.39	105	140.30	0.30
74	29.59	0.42	114	54 49	040	54	78.66	0.39	1]	46	117.86	0.30	106	140.39	0.50
72	20.01	0.42	112	54.90	0.41	53	79.06	0.40	ł		1	1 47	110.00	0.33	100	140.77	0.30
73	20.01	0.42	110	55 31	0.41	50	79.46	0.40	ł		Į	1.	110.24	0.30	10/	141.15	0.38
12	30.43	0.42	112	55.51	0.41	52	79.40	0.40	. .		ł	40	118.63	0.39	108	141.52	0.37
71	30.86	0.43	111	55.72	0.41	51	/9.85	0.39	ł		ł	49	119.01	0.38	109	141.90	0.38
70	31.28	0.42	110	56.13	0.41	50	80.25	0.40	(ł	50	119.40	0.39	110	142.28	0.38
69	31.70	0.42	109	56.54	0.41	49	80.65	0.40 ·]		1	51	119.78	0.38	111	142.66	.038
68	32.12	0.42	108	56.94	0.40	48	81.04	0.39	1 · ·]	52	120.17	0.39	112	143.04	0.38
67	32.54	0.42	107	57.35	0.41	47	81.44	0.40	}		Į	53	120.55	0.38	113	143.41	0.37
66	32.96	0.42	106	57.76	0.41	46	81.83	0.39	1	1.]	54	120.94	0.39	1114	143 79	10.38
65	33 38	0.42	105	58,17	0.41	45	82.23	0.40			ł	55	121 32	0.38	115	144 17	0.30
64	33.90	042	104	58 57	0.40	44	82.63	0.40	1	ł	ł	56	121 70	0.00	1110	144.17	0.30
62	24.00	0 42	102	58 09	041	47	83.02	0.30		1	ł	57	122.00	0.30		144.00	0.30
03	34.22	0.42	103	50.20	0.41	42	93 42	0.35	[[ł	5	122.09	0.39		144.93	0.38
62	34.64	0.42	102	09.39	0.41	42	03.42	0.40]		1	1 28	122.47	0.38	1118	145.30	0.37
61	35.06	0.42	101	59.79	0.40	41	83.61	0.39	ł	J	1	1 28	122.86	0.39	119	145.68	0.38

.

APPENDIX B.

THE MONITOR PROGRAM OF THE SYSTEM.

0010	ORG	SÃOR
0020 ; d 85 fictur	sna f	"This Program is prepare
0030 ;		"The thesis named PRECIS
E PUWER LO 0040 ;	NTROL	TIN TIME AVIS CONTRACT
9 RÍFKI YA	PAKCI	
UUEU START	- 1111	"start up routine"
0070 ; 0 1~	-	"Interrupt mode is set t
0080 0090 0100 ; 11764~	DI LD	SP.87FFH "Stack pointer is initia
0110 0120 0130 ;	LD OUT	A.90H (7).A "Configuration of 8255#1
0140 0150 0160	LD OUT LD	A.ØFFH (5),A A.51H
0170 0180 ;	OUT	(05H).A "Configuration of 8255#2
0190 0210 0210 0220 0220 0220 0220 0250; s are init 0250; init 0250; init 0250; init 0270; TEMAD 0250; NUNDP 0300; FLAGS 0310; LTSTE 0330; LTSTE 0330; LTSTE 0330; LTSTE 0330; LTSTE 0330; LTSTE 0350; SENDS 0350; SENDS 0350; MINTS 0350; MINTS 0350; MINTS 0350; MINTS 0350; MINTS 0350; MINTS 0350; MINTS 0410; RESEL 0430; MUNCD 0450; FLTE 0450; REMA 0500; FITE 0510; DIF		HL.NUMDT ZERPO HL.ZERO ZERPO HL.LTSDT ZERPO "All the system variable ed" 8002H 8002H 8002H 8002H 8002H 8002H 8003H 8003H 8003H 8003H 8003H 8012H 8012H 8012H 8012H 8012H 8012H 8012H 8012H 8011H 8013H 8012H 8012H 8012H 8012H 8012H 8012H 8012H 8012H 8012H 8012H 8012H 802H 8022H 8022H 8022H 8022H 8022H

0520 RETEM EQU 0530 ANGLE EQU 0540 RETE EQU 0550 RETDG EQU 0550 ; Variables" 0570 CALL 0580 ; SUSAH SU2EH SU2CH 8020H 0570 CALL ADCON 0580 : CALL ADCON 0580 : "Convertion start pulse for A/D converter" 0590 LD Hi convert Locations of the system HL, 6030H (TIMAD), HL 0500 0510 0520 HL.8130H (TENAD),HL "TENP & TIME add are set LD 9539 : 0540 OR 0550 JR 0650 NOP 0670 JP 0530 AD1 OUT 0690 CAKYS CALL 20H AD1 TIM (6).A KEYSC CAKYS "Subroutine keyscane" "Those is no initial. 0700 0710 ĴŔ 0720 : dition" 0730 : 0730 : 0740 : ELL" 0750 KEYSC LD C.20 0750 CALL DELAY 0770 SUE A 0750 OUT (0AH).A 0700 LD E.0FH 0720 : "There is no initial con UDI (GAH) LD E.GFH IN A. (GAI AND E CP E RET Z CALL DEBNC LD C AFE E.0FH A. (0AH) E 0800 0310 0820 0830 0840 มือธินี้ LD C. OFFH L,4 B,4 0380 Ĩ.D 0870 ΓĎ 6336 D. ØEFH A.D (ØAH).A LD ĐẾĐÃ GROW ĹĎ 0900 0910 0920 ÖŬT ÎN A. (ØAH) E AND CP JR 0930 Ē Ø940 NZ KEYLC RLC LD ADD Ď 0950 0960 Ā, C 0970 0980 L C.A LD DUNZ GROW **ŬŸŸŬ** INC RRA 1000 KEYLC C 1010 1020 C.KEYLC "Key # is in C" A.(DAH) E JF: 1030 1040 KCONT IN 1050 AND AND CP 1060 È NZ.KCONT DEBNC "SUBROUTINE SJUMTB" JR CALL 1070 1080 1090 : 1100 : "This subroutine identif y the key' 1110 : "Input : The # of key is _in reg C″

1120 1130	SJUMT	LD CP	A.9 C_
1140 1150 1160		JR LD	
1170 1180		SUE	C A
1190 1200 1210			E.A D.0
1220		LD INC	
1240 1250		LD EX	D, (HL) DE, HL
1250 1270 1280	JUNTE	JP DEFW	(HL) RUN CLEAD
1290 1300		DEFW	STOP DEGIS
1310	5700	DEFW	TEMP
1340 1350	510P	JF	"Numeric key routine:" "Initial condition:The n
Umber 1360	is in	i reg.	Final condition :number
15 c 1370 ceoi	ispla.	aed ar -	nd saved" "Used registers: All the
1380 1390	NUMKY		ALS HEINUNDT
1400			B. (HL) B
1430 1440		RET	С С (HL),В
1450 1460	•		A.C HL,LTSDT+1
1480 1480			D,H DE
1500 1510		LD LD	C.2 B.0
1520 1530 1540			(DE) A HI FLACS
1550 1560		EIT JR	5, (HL) NZ, ZZZZ
1570 1580	ZZZZZ	CALL	ZERLE LDTRI
1600 1610		r	"Display routine" "Initial conditions:"
1620 0 be	; displa	ayed :	"The add of first data t is in HL"
1030 fi is 1640	IN D I SENDT	reg" LD	B.3
1650 1660			Ê, ØFFH C, S
1670 1680 1680	SECON		(С), E А, (HL) ФЕФН
1700 1710		OUT OUT	(6),A (0),D
1720 1730		NOP LD	A. OFFH

1740 1750 1760 1770 1780 1780 OUT (C).A RLC INC D ΗL SECON D.ØFFH (C),D 1800 RET "Delay routine " "Initial condition:" "Amount of delay as mili rea 1810 1820 1830 ; 1830 ; "HMOUT Seconds is in C reg." 1840 DELAY LD B.68H 1850 DLYCN NOP 1850 DJNZ DLYCN 1870 DEC C 1850 JR NZ.DEL NZ DELAY
 1850
 JR
 NZ, DEI

 1850
 RET
 1900 DEBNC PUSH BC

 1910
 LD
 C.10

 1920
 CALL DELAY
 1930

 1930
 POP
 BC

 1940
 RET
 1050
 1940 1950 : 1950 : "Clear routine" "It clears the last ente . 1950 ; red data .* 1970 CLEAR LD HL.LTSDT 1950 CALL ZERPO 1990 CALL ZERRI 2000 SUE A 'N (NUMDT), LD RET (NUMDT) .A 2010 LV Homester 2020 RET 2030 : "Change routine" 2040 : "It changes the desired temp. time data pair" 2050 DEGIS CALL BODBI 2050 AND A 2070 LD E.A 2030 LD D.0 2090 LD HL.8130H 2000 ADC HL.DE
 2030
 LD
 LA
 E.H

 2030
 LD
 D.0

 2030
 LD
 HL.8130H

 2100
 ADC
 HL.0E

 2110
 LD
 HL.0E

 2110
 LD
 HL.0D

 2130
 ADC
 HL.0E

 2140
 LD
 HL.0D

 2150
 LD
 HL.1TSDT

 2160
 CALL
 ZERPO

 2170
 RET
 "Temp rol

 2190
 ENT
 4.(HL)

 2200
 TEMP
 LD

 210
 BIT
 4.(HL)

 2200
 RET
 NZ

 2200
 RET
 NZ

 2200
 RET
 NZ

 2200
 CALL
 BCDBI

 2240
 LD
 HL.(TEMAD

 2250
 LD
 (HL).A
 HL, DE (TENAD), HL HL, 8030H HL, DE (TINAD), HL HL, LTSDT ZERPO "Temp routine " "It takes last entered d HL, (TEMAD) (HL),A 2250 LD ĪNŪ 2260 HL LD (TEMAD) HL 2270 2250 2250 2300 A (NUMDT) . A ĽĎ HL, NUDP (HL) HL, LTSDT DE, LTSTE BC, 0003H īΰ 2300 2310 2320 2330 2340 2350 2350 2350 INC LD LD LDIR HL, LTSDT LD
2370 2390 2390 2400 2400 24400 24400 24400 24400 24400 24400 24400	CALL CALL SET JR RES LD LD	ZERPO ZERLE HL,FLAGS 4,(HL) 5,(HL) Z,TEMEN 4,(HL) 5,(HL) HL,LTSTI D,0F7H	•
2470 2450 TEMEN 2490 BCDBI 2500 2510 2520 2530 2540 2550 2550 2550 2550 2550	CALL RET AD LD LD LD DEC ADD LD LD LD LD LD LD LD	SENDT A DE, NUMDT A, (DE) B,A HL,LTSDT A L L,A A,3	
2550 2550 2550 2550 2650 2650 2650 2650	LPPRDALL L LCADALCADALCO LCADALCADALCO	C.0 B NZ.SMSID D.6 CALC D.5 CALC D.2 CALC B HL	
2690 SMSID 2700 2710 2720 2730 2750 2750 2750 2750 2750 2750 2750	LD JR LD CALL CALL CALL DEC DEC	A.2 B NZ.LSDIG D.3 CALC D.1 CALC B HL A. (HL)	
2700 L3010 2790 2800 2810	ADD JR RET		
2530 CUNTS 2530 CUNTS 2550 2550 2550 2550 2550 2550 2550 255	LOD JRC JRC JRD JRD LD RET	A C.BINUM D NZ.CONTS C.BINUM C.A	
2910 ; 2920 ; ata and sav 2930 TIME 2940 2950 2950 2950 2950	Je it LD BIT RET CALL LD	"Time routine" "It takes last 5.(HL) NZ BCDBI HL.(TIMAD)	entered d
2980 2990 3000 3010 3020	LD INC LD CALL SUB	(HL),A HL (TIMAD),HL LDTLE A	

3030 3040 3050 3050			(NUMDT),A HL,LTSDT DE,LTSTI BC,MARH
3070 3080 3090 3100			ZERRI HL,LTSDT ZEORO
3110 3120 3130		LD SET BIT	HL,FLAGS 5,(HL) 4,(HL)
3140 3150 3160 3170		JR RES RES	Z. TIMEN 4. (HL) 5. (HL)
3180 3190 3200	TIMEN	LD CALL RET	D. OFEH SENDT
3210 3220 3230 3240	LDTLE SELE		HL,LTSDT D,GF7H SENDT
3250 3260 3270	LDTRI SERI		HL,LTSDT D,GFEH SENDT
3280 3290 3300 3310	ZERLE		HL, ZERO SELE
3320 3330 3340	ZERRI	LD CALL RET	HL,ZERO SERI
3350 3360 3370	ZERPŬ ZEPŬC	SUB LD LD	A B,3 (HL),A
3330 3390 3400 3410	E THILM		
3420 3430 3440	014011	SUB LD	
3450 3460 3470		LD CALL RET	HL, LTSDT ZERPŮ
3480 3490 af tei	RUN"	evv	"Time interrupt routine" "It shows the real time
3510 3520 3530	111	EX LD INC	AF.A'F' HL.SSEND (HL)
3540 3550 3550	~	LD CP JR	A, (HL) 60 NZ, TIEND
3570 3580 3590 3590		PUSH LD INC DOD	ML HL, (RESEC) (HL)
3610 3620 3630		SUB LD INC	HL)/A
3640 3650 3650		INC PUSH LD	(HL) HL A. (POINT)
3620 3680	,	LD	(PUINT),A

OUT (6),A LD HL,RET LD A, (HL) INC HL PUSH HL CALL BIBCD INC HL LD (HL),(POP HL LD D,0FET CALL SENDT 3690 3700 3710 (6),A HL,RETE A, (HL) HL 3720 37 30 3740 HL (HL),0FFH '5Ū 3760 HL D.ØFEH SENDT "Real temperature is dis Ğ7 70 3780 3790 3800 ; CALL Played* 3810 3820 CALL KEYSC POP HL LD A,(HL) CP 50 JR NZ,TIEND 3830 **Š**840 3850 A (HL).A 3860 SUB LD INC 3870 3880 HL ÎNŬ LD <u>3890</u> (HL) LNC (HL) LD A, (HL) PUSH AF LD HL, MIDGT PUSH HL CALL BIBCD POP HL LD D, 0F7H CALL SENDT PDP AF <u> Š</u>ŠØØ 3910 3920 3930 3940 3450 HL D. OF7H SENDT AF 60 39EU 3970 POP 3980 3990 NZ. TIEND HL. MINTS ĴR 4000 4010 LD. LD HL,MIT SUB A LD (HL),A INC HL INC (HL) LD DE,HRI LD DE,HRI CALL BIBCD POP HL LD D,GE71 A (HL).A 4020 4030 HL (HL) DE, HRDGT 4040 4050 4050 4070 4030 4090 HL D. 0F7H SENDT AF. A'F' 4100 LD 4110 4120 CALL 4130 TIEND EX 4140 EX 4140 EX 4150 EI 4150 EI 4150 RETI 4150 4160 4170; n routine" 4180; 4190; "Binary to BCD convertio "Initial conditions:" "Binary data is in Acc.H L SHOWS LSD" 4200 BIBCD LD 4210 CP 4220 JR 4220 JR 4220 CONT1 SU 8.0 10 C.LSID 10 CP JR CONT1 SUB B 10 NC,CONT1 (HL),A 4240 4250 ÎNĈ CP 4250 4270 4250 JR LD LD RET LSID HL (HL),B 4290 4300

4310 ; NUNCO-MULE	-DE	Multiplication routine
4320 ;		" Initial conditions:"
4330 ;		"Multiplicand and multip
lier are in	rela	ated loc."
4340 ;		"Final condition: Result
is in RESU	Lvai	riable"
4350 NUTIP	LD	HL, MUNCO
4370	10	
4380	INC	N N
4390	LD	A. (HL)
4400	ĹĎ	HL.Ø
4410	LD	B. 8
4420 MULT	ADD	HL,HL
4430	RLA	NO DUANT
4440	JN ANN	
4460 CHONT	п <i>ии</i> D 107	MUT
4470	LD	(RESUL) HI
4450	ŘĚT	
4490 :		"RUN is the main control
routine"		
4500 RUN -	EI	Minteressing in an all a lat
4510	1.5	THREPPOPT 15 CHABLES"
4530	CALL	7FRDD
4540	LD	HL, HRS
4550	CALL	ZERPŪ
4560	LD	HL, HRDGT
4570	CALL	ZERPŪ
4550		"All time data is initia
(1283) 4500		
4090 4600		
46.10	ĨČ	(H)
4620 ;		"At first , half of the f
ull angle i	s set	·*
4630	CALL	ZERLE
4540	6401	NITE DISPLAY SHOWS UT
4050 CUSTP	CHLL CALL	TINE
4608 4670		DF. (PFSHI)
4680	īĎ	(DTUND) DE
4690	LD	A. (DIF)
4700	LD	(DISR),A
4710	CALL	DIVI
4720		The time difference req
0101 E3 100 0	ne si	LEF 110 Hi fite
4740 -	ίδ.	DE. RETEN
4750	LDI	
4760 BEBBB	ĹĎ	DE, RESEC
4770	LD	A, (DE)
4780	LD.	HL, QUOT
4790	CP.	
4500	.36	NZZUNTR
4010	•••	Mie and read assoluted.
AQDA	SUB	"Is one step completed"
4820 4880	SUB	"Is one step completed" A (DF).A
4820 4830 4840	SUB LD LD	"Is one step completed" A (DE),A HL,RETEM
4820 4830 4840 4850	SUB LD LD INC	"Is one step completed" A (DE).A HL.RETEM (HL)
4820 4830 4840 4850 4850	SUB LD LD INC	"Is one step completed" A (DE).A HL.RETEM (HL) "Real temp is incremente
4820 4830 4840 4850 4850 4850 5 tep"	SUB LD LD INC	"Is one step completed" A (DE).A HL.RETEM (HL) "Real temp is incremente
4820 4830 4840 4850 4860 ; 4860 ; 4870 4870 4870	SUB LD LD INC DEC	"Is one step completed" A (DE).A HL.RETEM (HL) "Real temp is incremente HL
4820 4830 4840 4850 4850 4850 4850 4850 4850 485	SUB LD LD INC DEC DEC	"Is one step completed" A (DE).A HL.RETEM (HL) "Real temp is incremente HL (HL) "Step number is decremen

ted b	y one'	*	•
4900 4910 4920 4930	;	SUB CP JR	A (HL) NZ.BEBBE "is the sector completed
4940 4950 4960 4970	. • •		HL, REMA (HL) Z, ENDCH DE, QUOT
4990 5000 5010 5020 5030 5040 5050	ENDCH	INC LD LD JR LD SUB	HL (HL).A HL.DIF (HL) BEEES HL.NUDP A
5050 5070 5080	;	ČP JR	(HL) NZ.COSTP "Isthe control completed
5090 5100 plete	; >d*	JP	START "Control function is com
51100 5100 500 5	CONTR	CALL PUSH LD PUSH LD CR LD CR LD CO LD CALL CALL CALL	COSTR A.(4) AF EC.(QUOT) BC HL.QUOT (HL).0 4 C.RRRP. HL.DIVND (HL).A HL HL (HL).4 DIV1 A.(QUOT)
5270 5280 5290 5300	:	ADD LD LD	25 HL,RETE (HL),A "Real temperature is sav
903334000 553334000 553334000 553334000 5533340000 55333400000 5555555555	; MING ;	PLOPH H H LODDAR B C PLOPH J S C P D PJROP R C P J C P J C P J S C P D D D D D D D D D D D D D D D D D D	BC (QUOT), BC AF HL, RETEM (HL) AF HL, ANGLE Z.OTANG A (HL) Z.MING TIS the angle minumum" (HL) AF C.OTANG A.254 (HL) Z.MANG TIS the angle maximum" (HL)

5510 MANG INC 5520 OTANG LD 5530 OUT 5540 JP 5550 ; (HL) A. (HL) (S).A BEBEE "Calculation of the diff temp datum" erence of 5560 DITE 5570 5580 CALL COSTR A. (4) (FITE), A IN LC 5590 5600 5610 D.G HL, NUDP E. (HL) 5630 5630 5650 ; LD SUB HL, (TEMAD) SUB A SUB A SBC HL.DE "First temperature data is calculated" address A. (HL) 25 5660 5670 5680 LD SUB LD LD LD LD CALL LD LD SUB HE. MUNCO (HL) A HL (HL).4 MUTIP A, (RESUL) HL, FITE (HL) ĹĎ (DIF).A RET HL,NUDP E,(HL) D,0 ίĎ ΪĎ. LD 5810 5810 5820 5830 5840 5850 5850 A HL, (TIMAD) HL,DE A,(HL) (MUNCD),A A. 60 (MULER) , A 5870 5880 5890 HL . NUDP 5900 (HL) Initial conditions: S940 ; "Initial conditions:" S940 ; "Dividend and divisor ar e in related variables" S950 ; "Final condition:Result is in QUOT variable" S950 ; "Remainder is in RENA va riable" S970 DIV1 SUE A S980 LD DF 6000 5910 5920 ÊŬŬŨ LD D/A 6000 LD 6020 DIVCO LD 6030 ANI 6040 JR HL. (DIVND) A-H AND Ĥ JR NZ, CCOMP 6050 6060 A/L E C/RMAIN **S**ŪĐ 6070 6070 6050 6090 6100 JR. AND SBC INC A HL.DE C__ CCOMP

-	
6110 JR	DIVCO
6120 RMAIN LD	DE BUOT
6130 ID	A.C
6140 10	(DE) A
6150 TNC	F
£160 IN	
6170 10	
	(VE) / H
CION REI	
6190	This routine sends conv
. Start pulse t	0 A/D_CON*
6200 ADCON LD	A, (PŪINT)
6210 AND	ØEFH
6220 OUT	(6),A
6230 PUSH	AF
6240 LD	C.2
6250 CALL	DELAY
6260 POP	AF
6970 ADC1 00	108
6280 001	(E) A
6000 DET	(0) /H
SCON COSTO CALL	40.00N
COUSTR CHEL	
DOIN LD	U/1
CALL CALL	DELAY
6330 RET	
6340 END	

• •



APPENDIX C.



The PCB Layout of Display Unit.



The PCB Layout of Digital Firing Angle Control Circuit.



The PCB Layout of the Microcomputer (Underside)



The PCB Layout of the Microcomputer (Component side)

APPENDIX D

OPERATING INSTRUCTIONS

TIME: The time data is entered by this instruction. It is given as minutes. This data is given relatively to the end of preceding sector. That is, the beginning of the given data is the end of the former sector. The maximum time data can be entered is 255 minutes.

TEMP: The temperature data is given by this instruction. It is given in $^{\circ}C$. The maximum time data can be entered is 88 $^{\circ}C$.

CLEAR: It is used for clearing the wrong data before being entered.

CHANGE: It is used for changing the data pair before RUNning the system. The data pair number which will be changed is entered first, then the CHANGE key is pressed. The data pair given this time will be changed by the old one.

RUN: This instruction is used for running the system.

STOP: This is used to stop the running system.

77 :

BIBLIOGRAPHY

- 1. L.J. Reed; "Circuit Applications for the Triac"-Motorola AN-466
- 2. Vince Coughling; "Designing with Memory Chips"-Design Engineering (June 1982), 32-36
- 3. J.D. Wilcock; "Semiconductor Memories" -New Electronics (August, 16, 1983), 41-46
- 4. Graham Teague; * A/D Conversion isn't As Easy As It Appears To Be *-New Electronics (August, 6 1983), 57-59
- 5. Semiconductor Data Book-Hitachi IC Memories Hitachi Corporation, 1982.
- 6. Data Acqusition Components and Subsystems Catalog; Analog Devices, inc. 1980
- 7. Lance A. Leventhal: Z-8Ø Assembly Language Proggramming Berkeley, California: OSBORNE/Mc Grawhill, 1979
- 8. William Barden, JR: The Z-80 Microcomputer Handbook. Indianapolis: Howard W Sams and Co. Inc, 1981
- 9. Bimal K, Bose. " Digital Speed Control of a DC Notor with Phase-Locked Loop Regulation". IEEE Transactions on Industrial Electronics and Control Instrumentation, (Feb 1978), 11-13