

T.C.

ALTINBAS UNIVERSITY Electrical and Computer Engineering

DESIGN AND SIMULATION OF MULTI STAGE DIGITAL UP CONVERTER FOR SOFTWARE DEFINED RADIO TRANSMITTER

Mohammed Imad Ashour Al-Hamadani

Master Thesis

Asst. Prof. Dr. Çağatay AYDIN

Istanbul, 2019

DESIGN AND SIMULATION OF MULTI STAGE DIGITAL UP CONVERTER FOR SOFTWARE DEFINED RADIO TRANSMITTER

by

Mohammed Imad Ashour AL-Hamadani

Electrical and Computer Engineering

Submitted to the Graduate School of Science and Engineering

in partial fulfillment of the requirements for the degree of

Master of Science

ALTINBAŞ UNIVERSITY

2019

This is to certify that we have read this thesis and that in our opinion it is fully adequate, in scope and quality, as a thesis for the degree of Master of Science.

Asst. Prof. Dr. Çağatay AYDIN

Supervisor

Examining Committee Members (first name belongs to the chairperson of the jury and the second name belongs to supervisor)

| Asst. Prof. Dr. Çağatay AYDIN | School of Engineering and Natural Sciences, Altinbaş University |
|------------------------------------|---|
| Asst. Prof. Dr. Dogu Cagdas Atilla | School of Engineering and Natural Sciences, Altinbaş University |
| Asst. Prof. Dr. Cahit Karakus | Faculty of Engineering and Architecture, Esenyurt University |

I certify that this thesis satisfies all the requirements as a thesis for the degree of Master of Science.

Asst. Prof. Dr. Çağatay AYDIN

Head of Department

Approval Date of Graduate School of Science and Engineering: ___/__/

Assoc. Prof. Dr. Oğuz BAYAT

Director

I hereby declare that all information in this document has been obtained and presented in accordance with academic rules and ethical conduct. I also declare that, as required by these rules and conduct, I have fully cited and referenced all material and results that are not original to this work.

Mohammed Imad Ashour Al-Hamadani

DEDICATION

First of all, I would like to dedicate and give my great appreciation to my parents, who did their best and sacrificed in everything to facilitate my academic and scientific duties. I would like to thank my brother, my sisters, colleagues and special thanks and appreciation to my professor Assistance Prof. Dr. Majid Salal, with my best wishes and regards.



ACKNOWLEDGEMENTS

At first, I would like to give praise and thank the creator of heavens and earth, the Greatest Allah, and our kind prophet Mohammed (Peace be upon him) I would like to thank my supervisory Asstiance Professor Dr. Çağatay Aydin for his value be and constructive efforts to prepare this thesis, and also to the professors and members of discussion committee.

I would like to thank Assistance Professor. Dr. Majid Salal for his efforts during the period of preparing this thesis.

Finally, I would like to thank all the colleagues in high studies department and academic staff at University of Altinbaş, to facilitate task of Completion providing references.

ABSTRACT

DESIGN AND SIMULATION OF MULTI STAGE DIGITAL UP CONVERTER FOR SOFTWARE DEFINED RADIO TRANSMITTER

Mohammed Imad Ashour Al-Hamadani

M.Sc., Electrical and Computer Engineering, Altınbaş University,

Supervisor: Asst. Prof. Dr. Çağatay AYDIN

Date: March / 2019

Pages: 50

In this paper, the design and simulation of digital interpolation filter for GSM transmitter based on software-defined radio technology is presented. The interpolation process nowadays plays vital roles in the mobile system due to the traffic challenge. In order to produce intermediate frequencies from baseband signals with a device which should have a small size and low power consumption, the multi-stage interpolation filter under software radio techniques should be used. In a GSM transmitter, the pulse shaping and frequency conversion from 2.166 MHz to 69.333 MHz is processed in one block called multi-stage digital up converter filter. Each stage is implemented separately and joined together in GSM transceiver using FDA tool in MATLAB. The simulation shows a promising result for the new generation of the mobile system.

Keywords: Digital Up Converter, Mobile, GSM, Transmitter, SDR

TABLE OF CONTENTS

| ABSTRACTvii |
|--|
| LIST OF TABLESx |
| LIST OF FIGURESxi |
| LIST OF ABBREVIATIONSxiii |
| 1. INTRODUCTION1 |
| 1.1 GENERAL OVERVIEW |
| 1.2 MOTIVATION |
| 1.3 PROBLEM STATEMENT |
| 1.4 OBJECTIVE |
| 1.5 THESIS OUTLINE |
| 2. LITERATURE REVIEW |
| 2.1 THEORETICAL BACKGROUND |
| 2.2 RF FRONT END TOPOLOGIES |
| 2.3 BASEBAND SECTION |
| 2.4 FINITE IMPULSE RESPONSE FILTER 6 |
| 2.5 ROOT RAISED COSINE FILTER |
| 2.6 DIGITAL UP CONVERSION AND DIGITAL DOWN CONVERSION7 |
| 2.7 DIGITAL UP CONVERTER8 |
| 2.8 RELATED WORK9 |

| 3. | SY | STEM DESIGN AND SIMULATION | 19 |
|----|------|----------------------------|-----|
| | 3.1 | SYSTEM DESIGN | .19 |
| | 3.2 | TARGET SPECIFICATIONS | 19 |
| | 3.3 | DUC DESIGN AND SIMULATION | .22 |
| | 3.4 | ROOT RAISED COSINE | 23 |
| | 3.5 | PFIR FILTER | 24 |
| | 3.6 | CFIR FILTER | 25 |
| | 3.7 | CIC FILTER | 26 |
| 4. | R | ESULTS AND DISCUSSION | .28 |
| | 4.1 | RESULTS | .28 |
| | 4.2 | PULSE SHAPING FILTER | .30 |
| | 4.3 | FIRST STAGE FILTER (PFIR) | 31 |
| | 4.4 | SECOND STAGE CFIR FILTER | 32 |
| | 4.5 | THIRD STAGE CIC FILTER | 33 |
| | 4.6 | TRANSCEIVER | 35 |
| 5. | C | ONCLUSION AND FUTURE WORK | .37 |
| R | EFEI | RENCES | .38 |

LIST OF TABLES

Pages

| Table 3.1: Target Specifications GSM Downlink Transmission Path | 20 |
|---|----|
| Table 3.2: GSM requirements in IF band | 23 |



LIST OF FIGURES

| Figure 2.1: General SDR Architecture |
|--|
| Figure 2.2: Block Diagram of a SDR transmitter9 |
| Figure 2.3: WCDMA DUC Block Diagram10 |
| Figure 2.4: PSD Result For the DUC Design |
| Figure 2.5: Laboratory Test Bench |
| Figure 2.6: Efficient AND OR logic implementation |
| Figure 2.7: Power spectral density for WCDMA DUC - DDS tuned at 15 MHz14 |
| Figure 2.8: Block diagram of digital up converter15 |
| Figure 2.9: Data flow diagram of proposed CG Block |
| Figure 2.10: Transmitter |
| Figure 2.11: Receiver |
| Figure 3.1: DUC Architectural Consideration |
| Figure 3.2: Random Integer Generator |
| Figure 3.3: Rectangular QAM Modulator |
| Figure 3.4: DUC Block diagram in simulink |
| Figure 3.5: RRC filter design |
| Figure 3.6: FDA Tool with magnitude response |
| Figure 3.7: PFIR filter design |
| Figure 3.8: FDA Tool for the PFIR filter with Magnitude response |

| Figure 3.9: CFIR filter design | 25 |
|--|----|
| Figure 3.10: FDA Tool for the CFIR with Magnitude response. | 26 |
| Figure 3.11: CIC Filter design | 26 |
| Figure 3.12: CIC Interpolation parameters | 27 |
| Figure 4.1: Original message integers | 28 |
| Figure 4.2: In-phase and Quadrature signals before DUC filter | 28 |
| Figure 4.3: Eye diagram of transmit signal | 29 |
| Figure 4.4: Constellation diagram of transmit Signal | 29 |
| Figure 4.5: Pulse shaped waveform of 16QAM | 30 |
| Figure 4.6: Pole/Zero response of RRC filter | 31 |
| Figure 4.7: The output waveform of first stage PFIR filter | 31 |
| Figure 4.8: Pole/Zero response of PFIR filter | 32 |
| Figure 4.9: The output waveforms of the CFIR filter | 32 |
| Figure 4.10: Pole/Zero response of CFIR filter | 33 |
| Figure 4.11: The output waveform of the CIC filter | 33 |
| Figure 4.12: The DUC signal with up sampling | 34 |
| Figure 4.13: In-phase and the Quadrature smoothed signals | 34 |
| Figure 4.14: The DUC output signal | 35 |
| Figure 4.15: Signal compartion | 35 |
| Figure 4.16: Compartion of the In-phase and Quadrature signals | 36 |

LIST OF ABBREVIATIONS

- SDR : Software Defined Radio
- DUC : Digital Up Converters
- GSM :Global System for Mobile
- FIR : Finite Impulse Response
- RRC : Root Raised Cosine
- PFIR : Programmable Finite Impulse Response
- CFIR : Compensation Finite Impulse Response
- CIC : Cascaded Integrator–Comb
- IF : Intermediate Frequency

1. INTRODUCTION

1.1 GENERAL OVERVIEW

It is known that software defined radio (SDR) technology provides radio control and control for a variety of modulation techniques, operating many different ranges of wide and narrow, and security functions of communication (such as hopping) and making the form of the router according to the current requirements and developed over a wide frequency range. We can say that these programs, work on the platforms of general devices of the digital signal processor (DSP) and multi-purpose and general purpose processors can perform such functions as modulation and demodulation, signal generation, coding, a part from that, also the link layer protocols. These programs help in building radio systems. It is programmable and remodeled where a dynamic selection of operations is possible. In our time, communications are progressing very rapidly and significantly, and communication systems that work in parallel with the development of integrated circuit design technologies (IC), new manufacturing processes allow for new functions and advanced in terms of performance. Many applications work very quickly and therefore, they prefer a fixed connection. The design of the transmitter side of the digital modem is to be based on working on the digital up converter (DUC) [1-2]. The DUC is an important component of the wireless transmitter. It translates as well as converts a baseband signal which is complex to signal passband signal. Samples are converted from the basic complex signal that is entered to the highest at the relative sampling rate. The basic range signal is translated and filtered using a higher sampling rate before modulation on the direct vector digital frequency Direct digital synthesis (DDS). DUC generates and sets the pulse signal the intermediate carrier frequency has to be led by the analog converter for the final. The implementation of this process at different stages and multiple sampling rate is effective from the arithmetic aspect [3].

The digital representation of signals and its widespread use has led to great challenges in creating digital signal processing. In digital products modem Digital Finite Impulse Response (FIR) filter applications and sampling techniques are found up / down in large and wide range. The least complexity of the electronic circuit in each electronic product is the main and always important goal of design because it reduces its cost [1-3]. In order to increase the sampling rate or reduce the sampling rate, we need to use interpolators and decimators to perform this process, which is

possible using these two options. In order to change the sample taken from the baseband signal, the up sampler and down sampler is used to raise and lower the samples of the digital signal taken into operation in the DSP system. Unwanted signals and errors related to deformation are generated due to the special requirements for conversion of the sampling rate. In order to get rid of these errors, you must put filtering to this process [4-5]. Consumer electronics that are now used, such as cell phones, wireless devices and multi - media devices, require digital signal processing algorithms DSP for a variety of critical processes to increase the speed, reduce space, and energy consumption. The range of user terminals that need to be connected in this communication world, include cell phones, satellite phones, portable computers and other nomadic computing devices [4,6,7].

In wireless communication, SDR technology is used widely and extensively, and it refers to the category of reusable radio devices which can be a flexible physical layer through reconfiguration. FIR filters are used for digital up converter and digital down converter, which belongs to the SDR technology. DUC is widely used in communication systems to convert signal rate used, that is required when transmitting and converting the signal from baseband signal to intermediate band. The signal rate of the DUC filter which are converted to a higher sample rate as well as the signal is formed with the carrier signal. When taking different sampling rates in digital signal processing applications this also improves the radio flexibility of a software defined radio. This also makes the ability to reduce the need to the filters that are expensive and anti-damaged, as well as the treatment of many different signals and the rate of taking different samples. This technology allows the division of high - speed processing to low - speed, parallel and multi-tasking which can lead to significant savings in computational power and cost [8].

1.2 MOTIVATION

Due to the competition of the wireless communications market and the advanced communication standards, this resulted in short life cycles in the design of the products. This has led to the emergence of new designs and categories of digital data service providers, which can increase the hardware's flexibility, DSP solutions are highly versatile and highly customizable [1]. Because of this, DSP are used which can be modified and programmed widely and in portable devices to perform baseband processing functions such as equalization, filtering and echo cancellation [3]. A good design of the system and the efficient use of resources can greatly improve the cost factor.

With the increasing demand for battery-powered devices, ways to reduce power consumption in memory blocks have received considerable attention. The successful implementation of SDR depends primarily on implementation. The different blocks that are within the communication series with different standards. The wireless is an environment that is constantly changing, where the high rate of innovation is very high. It requires as much perfection as possible through the use of special software solutions with referring to the past years we see that the software platforms they have proven to be highly scalable for hardware solutions. However, the mobile wireless communication and the requirements for frequency bands cannot be met with software only. The SDR that use a hardware front end, but it can change operating frequency on their own, busy bandwidth, and meet different standards in wireless devices by invoking various software algorithms. Through this solution, interoperability is effective, inexpensive and effectiveness can be between the available standards and frequency bands [9,10]. The advantage is that SDR is characterized by the re-configuration of its own devices can support multiple formats of the previous digital packet DBF it seeks to achieve compactness as well as strength in effective treatment and consider these important issues [5].

1.3 PROBLEM STATEMENT

In wireless communication, the problem is to lose the transmitted vector while sending and receiving the signal by the receiver. To avoid this problem, the DUC must be well and designed to transmit the spectrum with a level that can avoid the loss in the spectrum signal, according to the class of the specified spectrum. This is done in multiple stages based on its preference for stage one [11]. In a digital intermediate frequency modulator was introduced and reconfigured for the transmitter of signals and receptors known as SDR, the DUC is designed and applied to the GSM-based on the SDR by used a multiplier technique and the effective speed that performance [4]-[9]. The DUC is the physical unit of wireless pairing devices, that formed to designed pulse interpolation and then the frequency translation [4][9].

1.4 OBJECTIVE

Our objective in this thesis is to design a digital up converter based on GSM and take samples of the baseband signal by factor 16 as well as from the important objectives that to be designed in an efficient way to use available resources and consume as lower energy as possible. And below we mention the objectives of design.

1. To design and simulate the DUC model dealing with a minimum error between transmit and received waveforms using MATLAB/SIMULINK block set

2. To design and simulate mobile system integrated transmitter and receiver signal to check the filter capacity designed to work with the system and efficiency of its work

3. To design and simulate an advanced filter for a mobile transmitter.

4. To design and simulate the complete mobile transmitter and receiver

1.5 THESIS OUTLINE

The first chapter contains general detail of software defined radio SDR of DUC transmitter, motivation, problem statement, and objective. The following chapters are organized as follows:

- Chapter 2: Theoretical background of SDR architecture and related work
- Chapter 3: Explain how to build and filter the proposed filter using MATLAB Simulink
- Chapter 4: This chapter contains the results that obtained from the simulation
- Chapter 5: This chapter contains a conclusion and future work.

2. LITERATURE REVIEWS

2.1 THEORETICAL BACKGROUND

A SDR transceiver consists of two parts: transmitter and receiver. The following Figure 2.1 gives a general description of the SDR transceiver.



Figure 2.1: General SDR architecture [12].

The software-defined radio consists of three main functional blocks: Radio Frequency (RF) section, Intermediate Frequency (IF) section and baseband section. The RF section consists of essentially analog hardware modules while IF and baseband sections contain digital hardware modules.

In our thesis we will talk about IF section that includes the part which we will talk about DUC.

2.2 RF FRONTEND TOPOLOGIES

Communication, applications, and services have become the necessities of our daily life. These systems are made up of many integrated circuits (Chips). These systems consist of an independent

transmitter and receiver dedicated to the operation of a specific standard. To be compatible with current and future standards, the design of the system must be flexible and reconfigurable. The tunable RF is a promising solution that can be implemented in front-end RF receivers in SDR receivers that can be compatible with multi-level wireless applications in an energy-efficient and cost-effective manner. This filter was designed in transmitter and receiver devices to work with the next generation of wireless standards using GSM, UMTS, Wi-Fi, and LTE. [13-14].

2.3 BASEBAND SECTION

It is possible to say that the baseband of the parts is important because it performs operations such as equality, error correction, frequency hopping, modulation, deformation, and time recovery. The forward error correction is the means to get control of errors in the course of sending data which is sent by the transmitter that contains parts of the redundant data that are not needed and the receiver does not recognize this excessive data as he recognizes data that does not contain obvious errors. In order to minimize the objection that occurs during the transmission or disruptions of the data in the communication systems, its frequency hopping is used to reduce this objection by repeated frequency switching during wireless transmissions.

2.4 FINITE IMPULSE RESPONSE FILTER

It is now possible to integrate complex systems into a single chip (SoC) for remote batterypowered, remote computing and communication. The design of a low-energy circuit is important to the success of scientific exploration in harsh environments. The circuit design shows asynchronous properties interesting along with energy efficiency. As well as the reduction of electromagnetic interference reduction [15]. The immune from transient behavior stable [16] as well as ultra-wide temperatures [17-18].

FIR in the digital signal processing, the filter FIR is common because it processes the signal because of its stability and ease of implementation of the long response. Because of the complexity of the area and the energy consumption of the filters, and to limit this, the researchers proposed algorithms to improve their work with the reduced number of non-zero digits [19]-[20].

FIR is a digital coaxial filter used in DSP, as well as in communications, controls, and automation. The most stringent size and high power budget specifications in mobile applications require the design of FIR filters to improve the compatibility of the large complexity that is focused differently from the general purpose DSP [21]-[22].

The FIR filter is widely used in applications for different signal processors. The transport bandwidth is arranged primarily by the FIR filter so that the filter order is higher, and is a transition between the pass-band and adjacent stop-band. In communications, many applications require channel equalization, frequency channelization, adaptive noise cancelation in speech processing, noise elimination, and many applications that require other signal processing. Increasing the candidate's output linearly with the candidate's order and the actual execution of the time. These filters for the large orders are a difficult task. Therefore, many transformers have been used in the development of VLSI systems for these filters [23-24].

2.5 ROOT RAISED COSINE FILTER

Raised Cosine is a filter that avoids the interference occurs bandwidth is not taken which is passing through a low pass filter are not to be it can be observed that the shape change from rectangular pulse to a pulse with no sharp edges and smoothly outlined. Therefore, it is known as a pulse shaping process. The rectangular pulse exhibits non-zero amplitude as well as the smooth pulse shows a small number of ripples which are before the interval and after the pulse. These ripples can result in decoding in the data in an incorrect manner at the receiver end as this ripple interferes with the pulses. The interference can be made minimum by maintaining the time domain format and such filter selection provides the desired reduction in bandwidth. It finds its application in wireless devices and cellular phones in order to increase the speed, reduce consumption in energy as well as area. The RRC filter is very helpful in pulse shaping; it makes the signal compatible for the channel. It makes channel interference or noise free, in the hardware implementation of a filter by changing the suitable factors the designed filter can be used in different application area and speed can be optimized [25-26].

2.6 DIGITAL UP CONVERSION AND DIGITAL DOWN CONVERSION

Digital up/down conversion is a process of translating and converting data from the baseband to IF (up conversion) or from IF to baseband (down conversion). At the transmitter, where samples are taken from the baseband of the input and at a sampling rate that is relatively low. The initial signal is filtered at the baseband and then converted to a higher sampling rate also before the

modulation of the carrier frequency is higher. Thus DUC performs the process of up sampling which means increasing the data sample rate and hence the number of samples. At the receiver, received signals are sampled at a relatively high sampling rate which leads to huge amounts of data, but in a large number of these cases the signal is of low interest from this bandwidth. The rest of these data is eliminated because the DDC allows it to do so, allowing much intensive processing to be followed by a signal of interest. Thus DDC performs the process of down sampling which means decreasing the data sample rate and hence producing less number of samples [27,28].

2.7 DIGITAL UP CONVERTER

The DUC is a digital signal converter that performs convert baseband signals to the passband of scroll signals. The sample rate is taken from the baseband signal is relatively low and it is usually the rate of the digital modulation symbol. The signal of the baseband is filtered after sampling of the signal and converted to a higher sample rate before being included by direct carrier frequencies DDS. The DUC filter typically configures the pulse as well as the intermediate frequency modulation which is suitable for driving a final analog converter and that is widely used in the field of telecommunication systems. In a DSP, the rate of taking these samples is considered an important cost factor in its implementation due to the basic system of computing which is a requirement of productivity imposed on the system. Oversampling techniques are used because it is a common way to calibrate requirements on an analog product in a mixed analog system. In the digital part of the system, the need for the interpolation and the decimation filter is important. When the bit rate is high in broadband communication systems, these filters should be designed so that they are very well configured, and these systems are often operated by battery so the energy factor should be considered and how to reduce the consumption. Different and diverse architectures are used for interpolation and filtering. But it is important to know which one of these architectures must work and which is compatible with the system correctly and with fewer resources. The devices in which the area is less believed that the best architectures are to be absorbed in those devices. Cascaded integrator comb (CIC) has been introduced to the community of signal processors as well as being used mainly for effective implementation of interpolation. The most important characteristics that make these filters widely used are that they do not require any multiplication. Adding and subtracting accurately is required to calculate the implementation

of these digital filters. CIC filters are also known by various names, such as the moving average filter or the recursive filter [29-30] as shown in Figure 2.2 the part of the DUC filter in complete antenna.



Figure 2.2: Block diagram of a SDR transmitter [31].

2.8 RELATED WORK

Since the SDR technology has held to our life, many researchers have been proposed their work to develop the equipment of this technology. One of the most important part in the SDR system is the DUC in the transmitter part. In 2008, 'implementing WCDMA Digital Up Converter In FPGA' has been proposed [9]. How to design and implement a digital up converter DUC is discussed by the researcher in the Field Programmable Gate Array (FPGA). This signal is generated by the digital signal circuit DUC. This circuit also provides pulse formation, interpolation as well as frequency translation where the signal is converted and rounded from (0Hz) to intermediate frequency. WCDMA DUC the interpolation filter is designed in several stages, divided into four stages to minimize the use of DSP48. In a nutshell, reducing the use of the DSP48 can reduce the complexity of the devices as well as reduce the simulation computational time. The WCDMA DUC was successfully designed according to the Xilinx Virtex-4 FPGA as well as the WCDMA requirements as mentioned in 3GPP TS 25.104 v4.5.0. The simulation process is done before downloading the design in the FPGA board. Samples were taken from the baseband signal and the

pulse was also set by factor 16. The circuit designed by DUC was tested up sampled signal to 61.44MHz as shown in Figure 2.3.



Figure 2.3: WCDMA DUC block diagram [9].

In 2009, 'Efficient Design of Digital Up Converter for WCDMA in FPGA Using System Generator' was presented [32]. In this work, a DUC design was proposed on Xilinx FPGA for WCDMA. A powerful Xilinx System Generator has been adopted to shorten the design cycle and increase productivity. Also, the RRC filter and the half-band filters are designed as DUC sub-units. By using MATLAB FDATool and Xilinx FIR Compiler. Through the Xilinx DDS Compiler, the DDS module was produced. Using the Vitex-5 DSP48E slices, the frequency of the multiplier operation reaches 368.64MHz. The DUC should be in the form of a pulse where a percentage of the bits are taken from the baseband and 16 to 61.44MHz to meet the WCDMA specification. We also implemented the DUC design on the Xilinx XC5VSX50T FPGA device. In this paper, an effective D-1 carrier design was discussed using the Xilinx System Generator for WCDMA. One of the findings was that the design of WCDMA DUC was effective and met all the system requirements mentioned in 3GPP TS 25.104 v6.13.0.



Figure 2.4: PSD result for the DUC design [32].

In 2010, 'FPGA Implementation of Digital Up/Down Convertor for WCDMA System' was presented [33]. The DDC and the DUC for its FPGA, for a single carrier WCDMA system, was implemented in this paper. These circuits are made of complex circuits in the communications system. But the DDC filter is simple because it does not require mixers or filters. The FPGA circuit was developed by using Xilinx System Generator and Xilinx ISE. The two departments were verified on Virtex-4 FPGA. The circuits were implemented on Virtex-4 FPGA. FPGA is found suitable for the real-time implementation of the communication algorithms because of their high performance, small size, flexibility, and competitive price. The DDC and DUC circuits are implemented using the Xilinx System Generator design tool. Experimental results verify the working of the designed circuits.



Figure 2.5: Laboratory test bench [33].

In 2013, The Researcher proposed 'Reconfigurable Cost-Effective Design of Digital up Converter for Mobile Communication' [5]. The WCDMA DUC design, which is highly reusable in mobile communication stations, was presented in this paper. The WCDMA DUC filter has been implemented by combining the multiplier less and multiplier based technologies to create a hybrid solution for mobile applications. The performance of the DUC filter has been improved by improving the different sections separately and then integrating them together. The proposed candidate was designed and implemented with Matlab, which was adapted to Xilinx Synthesis Tool (XST) and implemented on Virtex-II Pro based on the xc2vp30-7ff896 FPGA device. The circuit can reach a maximum frequency of 147 MHz from the developed DUC and resources available on the FPGA can be utilized to provide cost-effective solutions to wireless applications that are compatible with SDR. Current circuits suffer from a major drawback and cost is because they are implemented on the DSP 48E slice which is based on Virtex 4 and Virtex 5 FPGAs. So the speed efficient and cost-effective design operation of the digital converter. The development demonstrated in WCDMA DUC has led to improve speed as well as improve resource utilization to provide cost-effective solutions for mobile communications applications based on SDR.



Figure 2.6: Efficient AND OR logic implementation [5].

Also in 2013, 'Efficient Design of Dual Digital Up Converter for WCDMA and CDMA2000 Using System Generator' was presented [34]. The design includes DDS programmable and three stages of the digital filters that have been simulated and designed with simulated Matlab. It is designed with the Xilinx system generator and manufactured with Xilinx Synthesis Tool (XST) targeting spartan 3A based xc3sd1800a FPGA. Using a controller that works to load the filters for each system with the ROM to the digital filters, which are compatible with the programming to conform to the system required to verify the status of Dual mode. The results show that the system design based on the Xilinx System Generator is simple and possible and also responds to the system requirements and to transmit the specific downlink to each system. The proposed design consumes

as little resources as possible to provide cost-effective solutions for applications running on SDR. The system allows program radio to be compatible and solve many problems that are caused by new interfaces. Terminal stations and base stations that work on SDR architectures can support new and multi-platform interfaces during transition periods and these programs are easily updated. The multiple air interfaces can be based on much of spectral band sensing and are done through cognitive radio algorithms.



Figure 2.7: Power spectral density for WCDMA DUC - DDS tuned at 15 MHz [34].

In 2014, 'Implementation of digital up-down convertor for WCDMA system' had been proposed [35]. The design and implement digital up-down converter was carried out by MATLAB. The DDC and the DUC are widely used in radio systems. They are more popular than their counterparts due to their small size as well as their low energy consumption and delicate performance. The DUC provides the pulse formation, interpolation, frequency translation, and interpolation. The DUC filter generates and transmits the intermediate frequency signal through the complex core signal. The frequency (0Hz) is transferred to the intermediate frequency. The DUC candidate was designed and designed to comply with wireless communication systems as well as flexible digital filtering. DDC converts the external signal from analog to digital convertor (ADC), which is located in the IF, to the signal, which is located in the basic range of the complex signal. In addition to this work, the DDC decimates the baseband signal without affecting the spectral signal

properties. It is easy to process signals that are marginalized at a low data rate, on low-speed DSP processing. In the modern systems, the introduction and spread of wireless access in data networks is a natural matter and a clear development, as well as is motivated by the promise of user mobility and disposal of wires. This is reflected in recent developments in various fields, including mobile technology. According to WCDMA standards, WCDMA systems can be designed for channel bandwidth 5 MHz. This is because higher bandwidth can result in an increased data rate. The design of digital circuit systems with a large bandwidth is also one of the biggest challenges. So in this work, the interpolator stages of WCDMA DUC were presented and designed on a 5 MHz bandwidth. So, the design of WCDMA DUC results in an efficient system.



Figure 2.8: Block diagram of digital up converter [35].

In 2015, 'Design of a Multi-Standard DUC Based FIR Filter Using VLSI Architecture' has been proposed [36]. In Digital Signal Processing FIR filter was used to remove the noise or unwanted components from a signal. This paper presented an efficient VLSI architecture of a Multi-Standard DUC based FIR filter that is used to remove the noise in the received channel data bits effectively. The proposed DUC based FIR filter consists of a weight update block with shift add architecture to achieve a lower adaptation delay and efficient area, power, delay. In this proposed architecture for achieving an efficient adaptation delay and area-delay-power implementation, shift add architecture is used to modify the architecture for the implementation of a delayed least mean

square (LMS) adaptive filter using three co-efficient inputs. Number of Look Up Table (LUT) counts, path delay time and power consumption are reduced and the results prove that the Proposed technique produces higher speed when compared to the existing DUC based FIR filter architecture. Finally, the FIR with DUC multi-standard channel filter architecture was designed. The circuit complexity level and the delay were reduced. This FIR filter architecture is used to remove the noise in the received channel data bits effectively. These structures are dealt with in order to address the various problems encountered in the design of the filter and which are re-configurable in multi-standard DUC, which is an important component of Software Defined Radio / cognitive radio networks. Number of Look Up Table (LUT) counts, path delay and power. In these two steps, the best way to make the desired candidate more flexible and efficient, by reducing the strength and area in addition to improving the frequency of the hour of design. The comparisons that were made in the proposed results with the results of the FIR reproducible and reprogramming which were performed on the FPGA show the advantages of the proposed work in terms of speed and energy consumption. compared to the existing reconfigurable RRC filter architecture. Further, the reconfigurable RRC filter architecture is to be enhanced along with an efficient power and area.



Figure 2.9: Data flow diagram of proposed CG block [36].

In 2017, 'Model-Based Design for Software Defined Radio on an FPGA' has been proposed [37]. SDR systems are an important feature of wireless communication systems because of their flexibility and benefits. The design was therefore performed on the FPGA for the selected radio. The well-known SDR system performs all arithmetic operations as well as performs signal processing tasks on the host computer and then transfers the signal to the RF front-end. For the high data rate as well as the complex algorithms the computer in this case is the bottleneck for processing and sometimes the FPGA becomes a hardware accelerator. This paper explains how to implement the SDR-based FPGA design. A complete communication system was designed and implemented. A transmitter with a convoluntary encoder, and a receiver with a Viterbi decoder, according to the FPGA's SDR system, whose effectiveness is verified by the demonstration via air. Work has also been done on improving the algorithms used, for example by changing the frequency of the carrier wave phase displacement and restoring time to improve the efficiency of the devices. A complete communication system model was designed and implemented to encrypt the channel as well as implement all the computational units through its FPGA-based SDR platform. All stages and units in the design can be worked on and modified by users as long as the corresponding FPGA is handled. The work is performed and evaluated through simulations, as well as shown and transmitted via air using SDR devices. In 2018, 'Software-defined Radios: Architecture, State-of-the-art, and Challenges' has been proposed [38]. The SDR is a device for transmitting and receiving wireless signals which has a reproducible configuration and programming as well as the possibility of operating many wireless communications protocols and without the need to change or update devices. With the development of the devices, work has also been done on the development of protocols that operate on these devices, and further development and especially in the flexibility of devices and portability, especially the energy efficiency in mobile communications, WiFi, and M2M communication. Thus, SDR has become a very widespread and important field in the various academic and industrial fields. The highly specialized circuit designers of this system will improve and simplify communication protocols as well as enable researchers to be able to experiment with prototypes on distributed networks. This paper was designed specifically for the SDR protocols in the context of wireless communication protocols. The buildings were presented with the SDR and its main parts and then the special design is discussed and how to use the important tools for development. Thus, according to certain measurements, the main contradictions between the SDR architectures related to energy, region,

and computing power were highlighted. Comparisons of SDR architectures were reviewed to serve as a guide for researchers and developers. In this way, a quick and concise presentation of the different design methods as well as the adopted hardware platforms has been provided for SDR. This includes GPPs, GPUs, DSPs, FPGAs. The infrastructure of the design has been explained and its disadvantages and advantages have also been analyzed. It is important to compare them to each other in terms of computational power and power efficiency. Some of the research challenges and topics that could be improved in the future have also been discussed to improve the performance and possibility of SDR. This paper is to take a full and comprehensive view on the techniques of the empowerment of this system as well as its own applications to research this issue from different angles



Figure 2.10: Transmitter [38].



Figure 2.11: Receiver [38].

3. SYSTEM DESIGN AND SIMULATION

3.1 SYSTEM DESIGN

Telecommunication systems represent an important role in our daily use and with great development day by day. In wired and wireless communications when we want transmit a signal, samples shall be taken from the transmitted signal for the purpose of lifting during the transmission process in order to avoid the loss that occurs during transmission and receive signal process. DUC is a technical conversion rate that are taking a sample of the signal and is it widely used for increase the sampling rates for insertion of the signal. The filter first converts the signal from the baseband, which is relatively low to the pass band at a higher signal level. The default work suggested in this design includes the CIC filter, where the filter architecture that was designed by the DUC is covered and FIR cascades are included. The general design of DUC follows a common pattern in DUC applications using the CIC filter. The filtration process consists of the reference samples that have been worked in three stages, illustrated in Figure 3.1. on as



Figure 3.1: DUC architectural consideration [39].

3.2 TARGET SPECIFICATIONS

Requirements that must be worked in accordance with the transmission path of the downlink listed in Table 3.1. These requirements assume a normal base transceiver station (BTS) operating in the GSM 900 band.

| Parameter | Value | Comments |
|----------------------------|----------------|---|
| Channel Bandwidth | 200 kHz | |
| Number of Carriers | 4 | |
| Baseband Symbol Rate | 270.8333kbaud | |
| IF Sample Rate | 69.3333 Msps | 256 x 270.8333kbaud |
| Modulation Accuracy | 5 degrees | RMS Phase error |
| Input Signal Quantization | 12-bit I and Q | Complex |
| Output Signal Quantization | 16-bit I and Q | Complex output is more general than real output |

Table 3.1: Target specifications GSM downlink transmission path

The design was done with the Simulink feature for its ability to use FDA tool in the loop. This special block also contains names and types similar to the original design ports, which provide useful features for work design and validation in the actual application. The panel consists of multiple properties and many purposes that can be used in many designs such as wireless communication applications. By using MATLAB Simulink the transceiver is designed by using communication block set as for data generation, a Random Integer Generator is used to create a signal as shown below.

As illustrated in Figure 3.2 we select the parameters as the M-ary number is set to 16 bit with Initial seed of 37 while we select the sample time is 2.1666 x 10-6 with output data type of double. As for Modulator a Rectangular QAM Modulator is used with the settings as shown in Figure 3.3 below.

| 🐱 Source Block Parameters: Random Integer Generator 🛛 🗙 |
|--|
| Random Integer Generator (mask) (link) |
| Generate random uniformly distributed integers in the range [0, M-1], where M is the M-ary number. |
| Parameters |
| M-ary number: |
| 16 |
| Initial seed: |
| 37 |
| Sample time: |
| 1/2.1666e6 |
| Samples per frame: |
| 0 |
| ✓ Interpret vector parameters as 1-D |
| Output data type: double |
| |
| |
| OK Cancel Help |



| 🚺 Function Block Para | meters: Rectangular QAM Modulator Baseband | × |
|--|--|-------------|
| Rectangular QAM Modula | tor Baseband | |
| Modulate the input signal method. | using the rectangular quadrature amplitude modulation | |
| The M-ary number must b | e an integer power of two. | |
| The input can be either bi binary mapping, a Gray m | ts or integers. The signal constellation can be ordered wi apping, or a user-defined mapping. | th a |
| For sample-based bit input For frame-based bit input integer multiple of the nuu input must be a scalar. For vector. | It, the input width must equal the number of bits per syml , the input must be a column vector whose length is an mber of bits per symbol. For sample-based integer input, or frame-based integer input, the input must be a column | bol. the |
| Main Data Types | | |
| Parameters | | |
| M-ary number: | 16 | |
| Input type: | Integer | \sim |
| Constellation ordering: | Binary | \sim |
| Normalization method: | Average Power | \sim |
| Average power (watts): | 1 | |
| Phase offset (rad): | 0 | |
| | OK Consel Links | |
| | OK Cancel Help App | biy |

Figure 3.3: Rectangular QAM Modulator

3.3 DUC DESIGN AND SIMULATION

For the proposed design, MATLAB has been used in order to run the design, which has been programming into the Simulink. Many facilities are providing by Simulink tools are designed to be used to control the design during simulation, which is associated with the design of the computer. These ports have a design on the names and tools similar to the original. Figure 3.4 shows the main design of the DUC filter.



Figure 3.4: DUC block diagram in simulink

The chip rate for GSM is 2.166 MHz as is known and traded in the world of communications. Therefore, the sample rate must be made IF which is taken to be higher than the chip rate. The work will be designed with a sampling factor of 16, which means that the IF rate is 69.333MHz. The system clock must be set from simulink so that the result is consistent as it should be. We need to multiply the IF rate. The pulse is formed in the DUC filter and the interpolation and frequency translation are the processes performed in the design to meet the spectral signal sent in the design in order to meet the GSM requirements. Table 3.2 shows the GSM requirements in IF band.

| Table 3.2: | GSM | requirements | in | IF | hand |
|-------------|-------|--------------|-----|----|------|
| 1 abic 5.2. | ODIVI | requirements | 111 | 11 | Uana |

| Clock rate | 2.166 MHz |
|-----------------|-----------|
| Pass-band width | 80kHz |
| DUC output rate | 69.333MHz |

The DUC design must be in accordance with the requirements of GSM. As mentioned above, in DUC, filtering shall be an important part to design and shall be designed with high accuracy according to the requirements of the spectral mask. The good way to design and work with high precision is to separate the stages of rate conversion and sampling into several interpolation stages instead of collecting up sample the rate in one stage.

3.4 ROOT RAISED COSINE

The RRC is a favorable condition filter that forms the impulse shaping where the transition bar is formed as a cosine curve to meet the Nyquist Criteria. In this process the signal needs to be removed aliasing effects from that gets in lifting the sample. There is one way to make a filter design by using the (FDA Tool). It is a graphical user interface (GUI) which allows the designer to work and adjust the specifications that he wants to work the candidate and according to specifications.Figure 3.5 shows the RRC filter design for the DUC. Figure 3.6 illustrates the magnitude response of the RRC filter in FDATool windows.



Figure 3.5: RRC filter design



Figure 3.6: FDA tool with magnitude response

In the FDA tool, the response type is set to be Raised-cosine with design method as FIR (Window). As for the filter specified order of 16 and frequency specifications of Normalized (0 to 1) with wc=0.25, and magnitude specifications set to square root.

3.5 **PFIR FILTER**

After the signal has been up sampled to 4.33 MHz, the next stage is to enter another filter Programmable Finite Impulse Response (PFIR). It has up a sampling of 2 as shown in the Figure 3.7 below.



Figure 3.7: PFIR filter design

| 📣 Block Parameters: Digital Filter Desi | ign1 | | - 🗆 X |
|--|-------------------------------------|---|---|
| File Edit Analysis Targets View | Window Help 🗂 🛼 🔽 💀 🔂 🍀 🔩 | ; î 🦵 🌐 😡 🚺 🖂 🖃 🕨 | 8 |
| Current Filter Information Structure: Direct-Form FIR Order: 64 Stable: Yes Source: Designed | Magnitude Response (dB) | | |
| Store Filter Filter Manager | 0 0.1 0.2 | 0.3 0.4 0.5 0.6 0.7 Normalized Frequency (×π rad/sample) | 0.8 0.9 |
| _ Response Type | Fitter Order | Frequency Specifications | Magnitude Specifications |
| Lowpass Highpass Bandhass | Specify order: 64 Minimum order | Units: Normalized (0 to 1) v Fs: | Enter a weight value for each band below. |
| Bandstop | Options | wpass: 0.08 | Wpass: 0.001 |
| Differentiator | Density Factor: 16 | weton: 0.370 | vvstop: 80 |
| Design Method | | watep. 0.570 | |
| Design Method O IIR Butterworth O IIR Equiripple | | Woldp. D.orb | |
| Design Method Design Method O IIR Butterworth O IIR Equiripple FIR Equiripple | Der | sign Filter | |

Figure 3.8: FDA Tool for the PFIR filter with magnitude response.

In this FDA Tool as shown in the Figure 3.8, the response type in it is lowpass and design method FIR Equiripple. The filter order is 64, as for the frequency specifications is normalized with wpass = 0.08 and wstop = 0.370.

3.6 CFIR FILTER

The third filter is Compensation Finite Impulse Response (CFIR) filter which will up sample the 8.66 MHz (which we got from the PFIR filter) by 2 as shown in the Figure 3.9 below where it shows the CFIR filter design.



Figure 3.9: CFIR filter design



Figure 3.10: FDA Tool for the CFIR with magnitude response

The response type and the design method are the same as the PFIR as shown in the Figure 3.10, except the filter specified order is 20, and frequency specifications are in MHz with Fs=1.08333, Fpass= 0.08 and Fstop= 0.37. as for the magnitude specification, Wpass= 5.7565e-4 (where e-4 is 10^{-4} in Matlab form), and Wstop= 0.001.

3.7 CIC FILTER

Cascaded Integrator–Comb (CIC) is the final filter stage which will the signal go through before transmitting it through the channel. Figure 3.11 show the CIC filter design for the DUC.



Figure 3.11: CIC filter design

| CTC Internal-Pine | |
|---|----------------|
| CIC Interpolation | i i i |
| Apply a Cascaded Integrator-Comb Interpolator filter to the input signal. You define the filter using mask dialog parameters, or by a multirate CIC interpole filter object (mfilt.cicinterp) from the Filter Design Toolbox. | i can ation |
| When you choose a filter structure with zero latency, the filter output is not delayed. The outputs of the other structures are delayed by N. $\!\!\!$ | |
| Inputs and outputs are signed fixed-point data types with zero bias. A Simu Fixed Point license is required to use this block. | link |
| Coefficient source | |
| Dialog parameters | |
| O Multirate filter object (MFILT) | |
| Parameters | |
| Filter structure: Zero-latency interpolator | \sim |
| Interpolation factor (R): 4 | |
| Differential delay (M): 1 | |
| Number of sections (N): 5 | |
| Data type specification mode: Binary point scaling | ~ |
| Section word lengths: 44 | |
| Section fraction lengths: 9 | |
| Output word length: 44 | |
| | |

Figure 3.12: CIC interpolation parameters

In CIC interpolation, the coefficient parameters are set to dialog parameter where the filter structure is zero-latency interpolator, and interpolation factor R is 4 with Differentia delay M=1 and number of sections N=5, as shown in the Figure 3.12.

4. **RESULTS AND DISCUSSION**

4.1 RESULTS

This chapter contains the results obtained from the simulation using MATLAB. At the beginning of the process, the signal is created by Random Integer Generator as shown in Figure 4.1. The modulator is then executed by a Rectangular QAM Modulator, thus creating the signal as shown in Figure 4.2. Figure 4.3 shows the eye diagram of transmit signal and Figure 4.4 shows the Constellation diagram.



Figure 4.1: Original message integers



Figure 4.2: In-phase and Quadrature signals before DUC filter



Figure 4.3: Eye diagram of transmit signal



Figure 4.4: Constellation diagram of transmit Signal

At the beginning of process, the signal is formed inside the spectral mask like pulse shaped, thus satisfying the RRC filter design according to the requirements of GSM. The interpolation filter is also prepared according to GSM requirements, in the RRC channel. The signal is taken in samples by factor 8, so the input signal needs to be converted to 2 where the IF is 69.333MHz. The conversion rate is broken to indicate three stages of sequential filtering and since it is impractical to convert the signal at one time. The first sample is selected for the signal taken by Factor 8 and then each filter is calibrated by factor 2. The filter that has been used is the LPF filter because it is easy to operate and does not complicate hardware.

4.2 PULSE SHAPING FILTER

In this step, the pulse of the GSM mask is formed and samples are taken by factor 2. The technology used to adjust the transmitter and receiver signals is the 16QAM. Figure 4.5 illustrating the 16QAM waveforms, which is the output of the FIR filter. FDATool in MATLAB is used to design this filter.



Figure 4.5: Pulse shaped waveform of 16QAM



Figure 4.6: Pole/Zero response of RRC filter

The RRC filter sample rate is $F1 = 2.166 \times 2 = 4.33$ MHz. Figure 4.6 shows a closer look at the Pole/Zero response.

4.3 FIRST STAGE FILTER (PFIR)

The first stage in the DUC filter is the Programmable FIR filter which is used to up-sample the GSM signal by 2 and improves the waveforms performance in the baseband level. Figure 4.7 shows the output waveforms of the PFIR filter.



Figure 4.7: The output waveform of first stage PFIR filter



Figure 4.8: Pole/Zero response of PFIR filter

The first LPF interpolator filter is $F2 = 4.33 \times 2 = 8.66 \text{ MHz}$ as illustrated in Figure 4.8 a closer look at the Pole/Zero response.

4.4 SECOND STAGE CFIR FILTER

Figure 4.9 shows the output waveforms of the compensating FIR filter. Its clear from this waveform that, the baseband signal is filtered and up-sampled to a higher frequency than first stage output.



Figure 4.9: The output waveforms of the CFIR filter



Figure 4.10: Pole/Zero response of CFIR filter

The second stage LPF interpolator filter sample rate is $F3 = 8.66 \times 2 = 17.328$ MHz as shown in Figure 4.7 a closer look at the Pole/Zero response.

4.5 THIRD STAGE CIC FILTER

The CIC filter in the final stage is up-sampled the signal by 4 and 5-cascaded filter and the signal go through before transmitting it through the channel F4= $17.328 \times 4 = 69.333 \text{ MHz}$. Figure 4.11 shows the output waveforms of the CIC filter with 69.333MHz.



Figure 4.11: The output waveform of the CIC filter

From the results shown in Figure 4.12 and Figure 4.13, the signal was first formed by the RRC filter. The signal samples were taken from 2.166 MHz and raised to 69.333MHz by different stages using the FIR filter, PFIR and CFIR. Finally, the signal is taken from the CIC filter and the channel Set to move the signal



Figure 4.12: The DUC signal with up sampling



Figure 4.13: In-phase and the Quadrature smoothed signals

After taking the sample rate and raising it from 2.166 MHz to the IF rate of 69.333MHz by separating the sampling operations into several ways to achieve a good result and thus achieve the requirements of GSM. In Figure 4.14 the output of DUC signal



Figure 4.14: The DUC output signal

4.6 TRANSCEIVER

To check the DUC works properly, both signals at the transmitter and receiver are compared to each other by subtracted the two signals as shown in the Figure 4.15 below of the scope.



Figure 4.15: Signal compartion

As shown the difference between the original signal and the received signal is very small due to the noise in the channel.



Figure 4.16: Compartion of the In-phase and Quadrature signals

Figure 4.16 above shows the In-phase and the quadrature signals of the original signal and the recovered signal where they are very identical to each other.

With this, the preposed DUC proved to work and meet the requirements that is needed from it.

5. CONCLUSION AND FUTURE WORK

In this paper, the DUC filter is designed according to the requirements of the global GSM. The GSM system is designed to send and receive wireless signals effectively and quickly compared with existing designs that operate on DSP filters. The efficiency of the design is due to the use of FIR filters, which have been used by multipliers basis in the design and implementation of GSM DUC. In this design, pulse shaping filters and other interpolators have been developed separately and then cascaded together to implement the design of GSM DUC. In this paper the DUC filter is designed and implemented for the SDR technology based on GSM systems. The designed filter is providing minimum ripple in passband part to decrease the power consumption and increase the filter memory compared with traditional and current DUC filter. The algorithms are used in the multi-stage Equiriple FIR digital filter and have helped to reduce the length of the filter as well as the computational complexity and thus become better in working to enhance the filter rate. The advanced GSM DUC system has shown improved speed, lower cost and the use of resources to offer efficient solutions for mobile SDR-based mobile request.

The proposed project is designed and simulated using MATLAB only and we can observe from the simulation results that show that the DUC filters are more effective, which makes it can move from the academic idea to implementation on FPGA in real-time mode by other people in future.

REFERENCES

- [1] N. Jyothi, S. Jayaprakash, and S. K. Gowda, "Design and VLSI implementation of high performance DUC and DDC for software defined radio applications," Proceedings - 2013 International Conference on Emerging Trends in Communication, Control, Signal Processing and Computing Applications, IEEE-C2SPCA 2013. pp. 23–25, 2013.
- [2] M. G.B, S. Malik S, S. . Prashanth Kumar, and P. M.S, "Implementation of High performance DUC and DDC for Software Defined Radio Applications," Int. J. Comput. Appl., vol. 110, no. 6, pp. 23–25, Jan. 2015.
- [3] R. K. Kodali, L. Bopppana, and S. R. Kondapalli, "DDC and DUC filters in SDR platforms," 2013 15th International Conference on Advanced Computing Technologies, ICACT 2013. pp. 203–208, 2013.
- [4] RAJESH MEHRA, "Reconfigurable GSM Digital up Converter for Multirate Systems," INTERNATIONAL JOURNAL OF COMPUTERS AND COMMUNICATIONS Issue 3, Volume 7, 2013, IEEE-C2SPCA 2013. pp. 19–22, 2013.
- [5] S. S. P. Rajesh Mehra, "Reconfigurable Cost Effective Design of Digital up Converter for Mobile Communication," INTERNATIONAL JOURNAL OF COMPUTERS AND COMMUNICATIONS Issue 3, Volume 7, 2013, 2013.
- [6] S. A. Regulagadda Srinivasa Aditya, "Software Defined Radio Theoretical Analysis and Design Approach," International Journal of Engineering Trends and Technology (IJETT) -Volume4Issue5- May 2013 Software, 2013.
- [7] J. L. and Z. P. Nie Yang1, 2, Ge Hua1, "Model-Based Design Methodology for Digital Up and Down Conversion of Software Defined Radio," International Journal of Multimedia and Ubiquitous Engineering Vol.11, No.4 (2016), pp.27-36, 2016.
- [8] I.Vinodhini, M.Thangavel, "Design of an Efficient Pulse Shaping FIR Filter Architecture for Digital Up Converter", IJIRST Vol. 4, Special Issue 6, May 2015

- [9] N. M. Zawawi, M. F. Ain, S. I. S. Hassan, M. A. Zakariya, C. Y. Hui, and R. Hussin, "Implementing WCDMA digital up converter in FPGA," in 2008 IEEE International RF and Microwave Conference, 2008, pp. 91–95.
- [10] Pedro Cruz, Nuno Borges Carvalho, Kate A. Remley "Designing and Testing Software Defined Radios" IEEE Microwave magazine, pp. 83-94, June 2010.
- [11] C. Y. H. and R. H. N.M.Zawawi, M.F.Ain, S.I.S.Hassan, M.A.Zakariya and School, "digital up converter," 2008 IEEE INTERNATIONAL RF AND MICROWAVE CONFERENCE PROCEEDINGS December 2-4, 2008, Kuala Lumpur, MALAYSIA, 2008.
- [12] Hamid Mohammed Hamid Kisha, "Design and Implementation of a software radio transciver," no. 044027, 2009.
- [13] A. Othman, R. Barrak, and M. Mabrouk, "A tunable RF filter for multistandard GSM/UMTS/WiFi/LTE receiver," Mediterr. Microw. Symp., vol. 2015–April, pp. 1–5, 2015.
- [14] Navid Lashkarian, Ed Hemphill, Helen Tarn, Hemang Parekh, and Chris Dick,
 "Reconfigurable Digital Front-End Hardware for Wireless Base- Station Transmitters: Analysis, Design and FPGA Implementation" IEEE Transactions on Circuits and Systems, Vol. 54, No. 8, pp. 1666-1677, AUGUST 2007.
- [15] Kinniment, D. J., and A. V. Yakovlev. "Low power, low noise micropipelined flash AD converter." In Circuits, Devices and Systems,IEE Proceedings-, vol. 146, no. 5, pp. 263-267. IET, 1999.
- [16] Liang Men and Jia Di, "Framework of a scalable delay-insensitive asynchronous platform enabling heterogeneous concurrency." In Circuits and Systems (MWSCAS), IEEE 57th International Midwest Symposium on Circuits and Systems, 2014.
- [17] Hollosi, Brent, Matthew Barlow, Guoyuan Fu, Chris Lee, Jia Di, Scott C. Smith, H. Alan Mantooth, and Marcelo Schupbach. "Delayinsensitive asynchronous ALU for cryogenic temperature environments." In Circuits and Systems, 2008. MWSCAS 2008. 51st Midwest Symposium on, pp. 322-325. IEEE, 2008.

- [18] Hang Su, Jingsong Li "Adaptive Approach Based on Curve Fitting and Interpolation for Boundary EffectReduction"WSEAS Transaction on Signal Processing, Vol. 9, Issue 2, pp. 74 83, April 2013.
- [19] L. Men and J. Di, "An asynchronous finite impulse response filter design for Digital Signal Processing circuit," in 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS), 2014, pp. 25–28.
- [20] J. Zhao, Y. Wang, J. Chen, and F. Feng, "A new area-efficient FIR filter design algorithm by dynamic programming," in 2016 24th European Signal Processing Conference (EUSIPCO), 2016, pp. 1853–1856.
- [21] F. Feng, J. Chen and C. H. Chang, "Hypergraph Based Minimum Arborescence Algorithm for the Optimization and Reoptimization of Multiple Constant Multiplications," IEEE Trans. Circuits Syst. I, vol. 63, no. 2, Feb. 2016. (to appear)
- [22] J. Chen, C. H. Chang, and H. Qian, "New power index model for switching power analysis from adder graph of FIR filter," in Proc. IEEE Int. Symp. Circuits Syst., pp. 2197-2200, Taipei, Taiwan, May 2009.
- [23] S.-F. Hsiao, J.-H. Zhang Jian, and M. C. Chen, "Low-cost FIR filter designs based on faithfully rounded truncated multiple constant multiplication/accumulation", IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, no. 5, pp. 287–291, May 2013.
- [24] S.-J. Lee, J.-W. Choi, S. W. Kim, and J. Park, "A reconfigurable FIR filter architecture to trade off filter performance for dynamic power consumption," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 19, no. 12, pp. 2221–2228, Dec. 2011.
- [25] Shahid Mehmood and Deepak Dasalukunte, "Hardware Architecture of IOTA Pulse Shaping Filters for Multicarrier Systems," IEEE Transactions on Circuits and Systems, Vol. 60, No. 3, pp. 733-742, March 2013.

- [26] D. R. M. Priyanka Agrawal, "High Speed and Cost Effective Root Raised Cosine Filter using Distributed Arithmetic Algorithm," IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 7, Issue 5, Ver. I (Sep.-Oct. 2017), PP 69-73 e-ISSN: 2319 – 4200, p-ISSN No.: 2319 – 4197, 2017.
- [27] Majid S. Naghmash, et al., "Low Adjacent Channel Interference Filter for Mobile Receiver using MAC Structure", European Journal of Scientific ResearchISSN 1450-216X / 1450-202X Vol. 144 No 3 March, 2017
- [28] Majid S. Naghmash, Mohd Fadzil Ain, Y. H. Chye, "FPGA Implementation of software Defined Radio model based 16QAM" European Journal of Scientific Research. European Journal of Scientific Research ISSN 1450-216X Vol.35 No.2, pp.301-310, 2009
- [29] Y. N. Santhosh, N. Palacha, and C. P. Raj, "Design and VLSI implementation of interpolators/decimators for DUC/DDC," Proceedings - 3rd International Conference on Emerging Trends in Engineering and Technology, ICETET 2010. pp. 755–759, 2010.
- [30] A. R. Panda, D. Mishra and H. K. Ratha, "FPGA Implementation of Software Defined Radio-Based Flight Termination System", IEEE Trans. on, Industrial Informatics, vol. 11, no. 1, (2015), pp. 74 82.
- [31] Machado-Fernández José Raúl, "Software Defined Radio: Basic Principles and Applications," Revista Facultad de Ingeniería (Fac. Ing.), Enero-Abril 2015, Vol. 24. No. 38. pp. 79-96, 2015.
- [32] LIN Fei-yu, QIAO Wei-ming, JIAO Xi xiang, JING Lan, MA Yun-hai, "Efficient Design of Digital Up Converter for WCDMA in FPGA Using System Generator" IEEE International Conference on Information Engineering and Computer Science (ICIECS), pp. 1-4, 2009.
- [33] S. Mahboob, "FPGA Implementation ofDigital Up/Down Convertor for WCDMA System," Advanced Communication Technology (ICACT), 2010 The 12th International Conference on, Volume: 1, 2010.

- [34] M. O. S. Omara, "Efficient design of Dual Digital Up Converter for WCDMA and CDMA2000 using system generator," Proc. - 2013 Int. Conf. Comput. Electr. Electron. Eng. 'Research Makes a Differ. ICCEEE 2013, pp. 140–143, 2013.
- [35] H C Sirnivasaiah Shivaraj Sajjan, "IMPLEMENTATION OF DIGITAL UP-DOWN CONVERTOR FOR WCDMA SYSTEMS," International Journal of Ethics in Engineering & Management Education 2348-4748, Volume 1, Issue 5, May2014, 2014.
- [36] M. R. G. Swathi, "Design of a Multi-Standard DUC Based FIR Filter Using VLSI Architecture," International Journal of Scientific Engineering and Research (IJSER), 2015.
- [37] X. Cai, M. Zhou, and X. Huang, "Model-Based Design for Software Defined Radio on an FPGA," IEEE Access, vol. 5, pp. 8276–8283, 2017.
- [38] B. D. Rami Akeela, "Software-defined Radios: Architecture, State-of-the-art, and Challenges," INTERNET OF THINGS RESEARCH LAB, DEPARTMENT OF COMPUTER ENGINEERING, SANTA CLARA UNIVERSITY, USA — MARCH 2018, 2018.
- [39] Stephen Creaney, and Igor Kostarnov, "Designing Efficient Digital Up and Down Converters for Narrowband Systems" xilinx November 21, 2008, pp. 83-94.