

JUNE 2017

M.Sc. in Electrical and Electronics Engineering

HUSNAIN UL HASEEB KAZMI

**UNIVERSITY OF GAZIANTEP
GRADUATE SCHOOL OF
NATURAL & APPLIED SCIENCES**

**CASCADED H-BRIDGE MULTILEVEL CONVERTER BASED
D-STATCOM**

**M.Sc. THESIS
IN
ELECTRICAL AND ELECTRONICS ENGINEERING**

**BY
HUSNAIN UL HASEEB KAZMI
JUNE 2017**

Cascaded H-Bridge Multilevel Converter Based D-Statcom

M.Sc. Thesis

in

Electrical and Electronics Engineering

University of Gaziantep

Supervisor

Assist. Prof. Dr. Ahmet Mete VURAL

by

Husnain Ul Haseeb KAZMI

JUNE 2017



© 2017 [Husnain Ul Haseeb KAZMI]

REPUBLIC OF TURKEY
UNIVERSITY OF GAZIANTEP
GRADUATE SCHOOL OF NATURAL & APPLIED SCIENCES
ELECTRICAL AND ELECTRONICS ENGINEERING

Name of the thesis: Cascaded H-bridge Multilevel Converter Based D-STATCOM

Name of the student: HUSNAIN UL HASEEB KAZMI

Exam Date: 29.06.2017

Approval of the Graduate School of Natural and Applied Sciences.


Prof. Dr. A. Necmeddin YAZICI

Director

I certify that this thesis satisfies all the requirements as a thesis for the degree of Master of Science.


Prof. Dr. Ergun ERÇELEBİ

Head of Department

This is to certify that we have read this thesis and that in our consensus opinion it is fully adequate, in scope and quality, as a thesis for the degree of Master of Science.


Assist. Prof. Dr. Ahmet Mete VURAL

Supervisor

Examining Committee Members:

Prof. Dr. Nuran DOĞRU

Assist. Prof. Dr. Adnan TAN

Assist. Prof. Dr. Ahmet Mete VURAL

Signature



I hereby declare that all information in this document has been obtained and presented in accordance with academic rules and ethical conduct. I also declare that, as required by these rules and conduct, I have fully cited and referenced all material and results that are not original to this work.

Husnain Ul Haseeb Kazmi

ABSTRACT

Cascaded H-Bridge Multilevel Converter Based D-Statcom

Husnain Ul Haseeb Kazmi

M.Sc. in Electrical-Electronics Engineering

Supervisor: Assist. Prof. Dr. A. Mete VURAL

June 2017, 57 pages

The aim of this thesis is to study the power quality of electrical power system based on Cascaded H-Bridge multilevel converter D-STATCOM. The power system simulation has been done in computer software. Modulation technique used is Space Vector Pulse Width Modulation, because of its advantages over other techniques. But the problem of this technique is implementation, due to its complexity for high number voltage levels. Mostly power quality is affected by the types of loads connected at the distribution level of electrical power systems or by any type of faults. Inductive type of loads connected to the system creates a small dip in the power quality which should not be compromised. It can be seriously harmful for both the power system and for the consumers of power. Different type of compensation devices are used to sort out this problem. One of the compensation devices is D-STATCOM which is connected in parallel to the system near to the distribution point to overcome the power quality problems. D-STATCOM can absorb as well as inject the reactive power to keep system at steady state.

Keywords: Distribution static synchronous compensator (D-STATCOM); Space vector pulse width modulation (SVPWM); Distribution series capacitors; Multilevel cascaded H-bridge inverter, Voltage sags.

ÖZET

Kaskat H-Köprü Çok Seviyeli Çevirgeç Tabanlı D-Statkom

Husnain Ul Haseeb Kazmi


Yüksek Lisans Tezi, Elektrik-Elektronik Mühendisliği Bölümü

Danışman: Yrd. Doç. Dr. Ahmet Mete VURAL

Haziran 2017, 57 sayfa

Bu tezin amacı kaskat H-köprü çok seviyeli çevirgeç tabanlı D-STATKOM tabanlı elektrik güç sisteminin güç kalitesini çalışmaktır. Güç sistemi benzetimi bilgisayar yazılımında yapılmıştır. Diğer modülasyon tekniklerine göre avantajlarından ötürü kullanılan modülasyon tekniği Uzay Vektör Darbe Genişlik Modülasyonudur. Fakat bu tekniğin problemi yüksek sayıdaki gerilim seviyelerinin karmaşıklığı yüzünden uygulamasındadır. Çoğu kez güç kalitesi elektrik güç sistemlerinin dağıtım seviyesindeki bağlanan yük çeşitlerinden veya arıza türlerinden dolayı etkilenir. Sisteme bağlanan endüktif tipteki yükler güç kalitesinde göz ardı edilmemesi gereken küçük azalmalar oluştururlar. Bu durum hem güç sistemi hem de güç tüketicileri için ciddi anlamda zarar verici olabilir. Bu problemi gidermek için farklı tipte kompanzasyon cihazları kullanılmaktadır. D-STATKOM, kompanzasyon cihazlarının bir türüdür ve güç kalitesi problemlerini gidermek için dağıtım noktasının yanında sisteme paralel bağlanır. D-STATKOM, sistemi durgun-hal koşullarında tutmak için reaktif gücü absorbe veya enjekte edebilir.

Anahtar Kelimeler: Dağıtım statik senkron kompanzator (D-STATKOM); Uzay vektör darbe genişlik modülasyonu (SVPWM); Dağıtım seri kapasitörler; Çok seviyeli kaskat H-köprü evirici; Gerilim düşümleri.



Dedicated to My Father, My Mother, My brother and Sisters and Noor-
us-Saba

ACKNOWLEDGMENTS

This period of my studies brought me some valuable new experiences in both, scientific and personal perspective. This thesis work would not have been easily possible without the constant support and motivation of some people.

Firstly, I would like to express my sincere gratitude to my supervisor, Assist. Professor Dr Ahmet Mete Vural, (Electrical and Electronics Department, Gaziantep University), whose wide knowledge and experience have been of great value for me. His encouraging and personal guidance has provided a good background for the present thesis.

My warm special thanks to my family, especially to my Father and Mother for their consideration of my research abroad. Without their encouragement and understanding it would have been impossible for me to finish this work.

Lastly, I offer my regards and blessings to all of those who supported me in any respect during the completion of the project.

TABLE OF CONTENTS

	Page
ABSTRACT.....	vi
ÖZET	vii
ACKNOWLEDGEMENTS	ix
TABLE OF CONTENTS.....	x
LIST OF FIGURES	xii
LIST OF TABLES	xiv
LIST OF SYMBOLS/ABBREVIATIONS	xv
CHAPTER 1: INTRODUCTION.....	1
1.1 Introduction.....	1
1.2 Motivative of The Thesis	2
1.3 Contribution of The Thesis	2
1.4 Overall summary of The Thesis.....	3
CHAPTER 2: LITERATURE SURVEY	4
2.1 Introduction.....	4
2.2 Short literature analysis.....	4
2.3 Impact of task done	6
CHAPTER 3: INVERTERS AND D-STATCOM	7
3.1 Introduction.....	7
3.2 Multilevel Inverters.....	7
3.2.1 Advantages and Disadvantages of MLI's.....	7
3.2.2 Basic operation of MLI.....	8
3.3 Different Topologies for MLI's.....	8
3.3.1 Neutral Point Clamped Topology.....	9
3.3.2 Capacitor Clamped Topology.....	10
3.3.3 Cascaded H-Bridge Topology.....	11

3.4 Different Control Techniques for MLI's.....	12
3.5 Power Quality Problems.....	15
3.6 Types of Compensation Devices.....	15
3.7 D-STATCOM.....	16
3.7.1 Components of D-STATCOM.....	17
3.8 Internal Structure of D-STATCOM.....	18
3.9 Control System of D-STATCOM.....	18
CHAPTER 4: SPACE VECTOR PULSE WIDTH MODULATION.....	20
4.1 Introduction to SVPWM.....	20
4.2 Concept of SVPWM.....	20
4.3 Principal of SVPWM.....	21
4.4 Steps for Implementaion of SVPWM.....	24
CHAPTER 5: SIMULATION RESULTS AND CASE STUDIES.....	32
5.1 Simulation Model.....	32
5.2 D-STATCOM Analysis and Behavior.....	32
5.3 Case Study 1 (Without D-STATCOM).....	38
5.4 Case Study 2 (When Vref is more than 1pu).....	40
5.5 Case Study 3 (When Vref is less than 1pu).....	43
5.6 Case Study 4 (When Vdc is changed from Rated Voltage).....	45
5.7 Case Study 5 (Single Phase to Ground Fault).....	46
5.8 Case Study 6 (Three Phase to Ground Fault).....	49
CHAPTER 6: CONCLUSION AND FUTURE WORK.....	52
6.1. Description of Conclusion.....	52
6.2. Ideas for Future Work.....	53
REFERENCES.....	54

LIST OF FIGURES

	Page
Figure 3.1 Basic operation diagram of MLI's.....	8
Figure 3.2 Three-phase neutral-point-clamped (3L-NPC) converter.....	9
Figure 3.3 Three level capacitor clamped topology-.....	10
Figure 3.4 Five levels of Cascaded H-Bridge Inverter topology-.....	11
Figure 3.5 Control techniques for MLI's-.....	13
Figure 3.6 Basic structure of D-STATCOM-.....	16
Figure 3.7 Schematic representation of D-STATCOM-.....	17
Figure 3.8 Internal structure of D-STATCOM-.....	18
Figure 3.9 The control system for D-STATCOM-.....	19
Figure 4.1 Cascaded H-Bridge single phase-.....	21
Figure 4.2 General three phase inverter-.....	21
Figure 4.3 Basic 6 sectors and switching vectors-.....	23
Figure 4.4 Relation of (a, b, c) to d-q frame-.....	24
Figure 4.5 Reference voltage vector as of adjacent vectors in the sector 1-.....	26
Figure 4.6 Single phase cascaded 3 level (a), 5 level (b), 7 level (c), inverter topologies respectively-.....	29
Figure 4.7 Three phase cascaded H Bridge-.....	29
Figure 4.8 Basis switching states of 3 level SVPWM-.....	30
Figure 4.9 The general diagram of multi-level Space Voltage vector-.....	31
Figure 5.1 Main simulation model of system-.....	31
Figure 5.2 Voltage and current of Statcom-.....	32
Figure 5.3 Id and Iq (ref) and P, Q MVA)-.....	33
Figure 5.4 (a) P, Q of Bus 3 (b) Voltage of Bus 1 and Bus 3-.....	34
Figure 5.5 (a) Modulation index- (b) Vdc of system =2600.....	35
Figure 5.6 (a) line to neutral voltage of SVPWM (b) THD of line to neutral voltage of SPVWM.....	36

Figure 5.7 (a) three level line to line voltage of SVPWM	
(b) THD for line to line	36
Figure 5.8 system when D-statcom is bypassed.....	37
Figure 5.9 (a) voltage and current of D-Statcom (b) I_q and I_q (ref) of D-statcom	
(c) P, Q of the D-statcom.....	37
Figure 5.10 (a) Bus_3 P,Q (Mvar) (b) Comparison of Bus 1 Voltage and Bus 3	
(c) Modulation index.....	38
Figure 5.11 voltage and current of Statcom at $V_{ref} > 1pu$	39
Figure 5.12 (a) I_d and I_q pu of D-statcom (b) P, Q of D-statcom.....	40
Figure 5.13 (a) power P and Q of Bus 3 (b) voltage comparison to Bus 1 and Bus 3	
(c) Modulation index-.....	41
Figure 5.14 Voltage and Current at $V_{ref} > 1$ -.....	42
Figure 5.15 (a) I_d and I_q (b) power P, Q (Mvar)-.....	42
Figure 5.16 (a) I_d and I_{qref} at $V_{ref} < 1$ (b) P, Q (Mvar)-.....	43
Figure 5.17 (a) Power P, Q of Bus 3 (b) voltage of Bus 1 and 3-.....	43
Figure 5.18 (a) Modulation index (b) V_{dc} -.....	44
Figure 5.19 (a) voltage and current of D-Statcom (b) I_d and I_q ref (pu)	
(c) Power P, Q (Mvar)-.....	44
Figure 5.20 (a) P, Q of bus 3. (b) Voltage of bus1 and bus 3	
(c) Modulation index (d) $V_{dc} = 2900v$ -.....	45
Figure 5.21 (a) Voltage and current (b) Current Statcom-.....	46
Figure 5.22 (a) I_d and I_q (pu), (b) Power P, Q (MVA)-.....	47
Figure 5.23 (a) P, Q bus 3 (b) Voltage bus 1 and bus 3	
(c) Modulation index (d) V_{dc} -.....	47
Figure 5.24 (a) voltage and current D-statcom (b) I_a D-statcom-.....	48
Figure 5.25 (a) I_d and I_q ref (pu). (b) Power P, Q (MVA)-.....	49
Figure 5.26 (a) Power P, Q bus 3 (b) Voltage bus 1 and bus 3 (c) Modulation index	
(d) V_{dc} -.....	50

LIST OF TABLES

	Page
Table 3.1 The number of components required in NPC topology.....	10
Table 3.2 Comparison of multilevel inverter technologies.....	12
Table 4.1 Phase Voltages, switching vectors and output Line to Line Voltages.....	23
Table 4.2 Estimation of sectors according to rotating vector.....	26
Table 4.3 Switching time calculation for sectors.....	28



LIST OF SYMBOLS/ABBREVIATIONS

FACTS	Flexible AC Transmission Systems
UPFC	Unified Power Flow Controller
IPFC	Interline Power Flow Control
SVC	Static Var Compensator
STATCOM	Static Synchronous Compensator
D-STATCOM	Distribution Static Synchronous Compensator
SVPWM	Space Vector Pulse Width Modulation
SVM	Space Vector Modulation
GTO's	Gate Turn Off
VSC	Voltage Source Converter
TCSC	Thyristor Controlled Series Capacitor
TCPS	Thyristor Control Phase Shifters
TCR's	Thyristor Control Reactor
TSSR	Thyristor Switched Series Reactor
TSSC	Thyristor Switched Series Capacitor
MLI	Multilevel Inverter
APOD	Alternative Phase Opposition Disposition
PD	Phase Disposition
PS	Phase Shift
THIPWM	Third Harmonic Injection Pulse Width Modulation
PSPWM	Pure Sine Pulse Width Modulation
DBPWM	Dead Band Pulse Width Modulation
SIC	Super Imposed Carrier
PWM	Pulse Width Modulation
IGBT	Insulated-Gate Bipolar Transistor
IGCT	Integrated Gate-Commutated Thyristor
NPC	Neutral Point Clamped
CHB	Cascaded H-Bridge

CC

Capacitor Clamped

FC

Flying Capacitor



CHAPTER 1

1.1 Introduction

Nowadays electrical energy is one of the basic requirements in almost every field of life, whether it is home or it is office. Day by day the technical advancements are making impact on this world. Almost in every field there is interference of automation, robots, and industries. To fulfill the input requirements for these we need a good quality power. There are some factors which can affect the power quality of electrical power systems e.g. the variable loads, faults in lines etc. These situations are very critical if they last longer, even in seconds. If oscillations in the power systems are not damped effectively then the results can create an increase in the magnitude of these oscillations, which can destabilize the system and can be very harmful. Stability of the electrical power systems is one of the big concerns for the operation and control of the electrical power systems.

To get control on the instabilities of the power systems some compensation devices should be attached to the system, these can be connected in series or in parallel. In power electronics these devices are called Flexible Alternating Current Transmission Systems (FACTS). These devices are fundamentally power electronics apparatuses which are very valuable for increasing the transmission ability in the power system. The good advantage of these devices is that they give control to several parameters in the power transmission system network [1].

This type of power electronics devices can boost the dependability in the power systems network, they also back/help the voltage with improved control of their constraints like reactive power flow, voltage and current, phase angle [2]. FACTS devices can develop good dynamic performance and can also uplift the dependability of power electronics based systems and boost power flow control of the network [3]. FACTS devices vary basically in two categories such as in series, or in parallel, or in

the mixture of both series and parallel. Fundamentally there are two types to shunt connected compensator devices, (1) is Static VAR Compensator (SVC) and (2) is Static Synchronous Compensator fact devices. Some of the science scholars had shown that when a parallel (shunt) connected FACTS compensator devices such as SVC or STATCOM are installed at the mid of transmission line system then they can double the steady state power transfer ability of a line as compared to the original generated one. Basically parallel (shunt) compensation device provides a good quality real power handling ability of the transmission line in a extra economic price than constructing another transmission line of same or more capability. Shunt compensation devices (FACTS) offer simple control and the good reactive power help to the power transmission system [4]. Because of economic factor, it is very difficult to install the shunt controller devices in all the buses of transmission lines, so it is very important as well as effective to find the finest position and proportions of supplementary compensator by bearing in mind the calculations and design of stable state of the power system [5].

1.2 Motivation of Thesis

Power quality is always a big deal in transmission system, this cannot be compromised if so, it can harm the both generation and load side. In this thesis, work was done to improve the power quality and to control some of the parameters, like voltage, phase angle, current, active or reactive power. FACTS devices were introduced to help in transmission of good quality power. In this thesis one of the parallel FACTS device is used which is the Distribution Static Synchronous Compensator (D-STATCOM). It will be discussed in detail in chapter 3.

1.3 Contribution of Thesis

The contribution of D-statcom in the transmission system is very effective and has a good value. It can be said that it is a low cost power supplement, which strengthens the signal up to the destination. Gives an upper hand to control the system's output. In this task modulation scheme for the converter is SVPWM. Three level space vector pulse width modulation has been implemented on the converter side which will be explained in detail in Chapter 4.

1.4 Overall Summary of the Thesis

This thesis is organized in 6 chapters in total.

Chapter 1: This chapter is about a short introduction of the thesis and the task which is done in it. It also informs about the type of FACTS device which will be used in the whole process and type of modulation scheme.

Chapter 2: This chapter explains about the work done in the past. A short background and what type of work done and its effects and who and when did he/she did it.

Chapter 3: In this chapter type of inverters and their topologies are discussed. Moreover the FACT device is discussed in detail.

Chapter 4: This chapter explains about the modulation technique which has been used in this task.

Chapter 5: This chapter shows the results of the modeling and simulation of the power system. Some case studies are also studied to check the performance of system.

Chapter 6: In this last chapter conclusion has been explained and some ideas for the future work are shown.

CHAPTER 2

LITERATURE SURVEY

2.1 Introduction

Electrical power systems history start from the day when first electrical system was installed to transmit the energy. Ever since that day power quality and its long range effective transmission is under research. Millions of people around the world are work in this field to improve and provide good quality power to the consumer systems.

2.2 Short Literature Analysis

The article “Quality of power in the Electronics age” written in 1980’s by john Douglas a science writer states briefly about the power quality importance and its impact on the electrical systems. He in this document stated that how voltage dips can affect the computer system, the households, and how costly almost 1Billion \$ was used to spend to avoid power disruptions through the plans which were to install underground lines and setting the power transmission poles far away from the traffic.[6]

In another outline of power distributor’s responsiveness and worries about the power quality problems/issues some researchers enlightened the importance of good quality of power transmission. The necessity for transporting a good quality of electricity is required and electric practicalities are taking measurements to offer the improved power requisite by their clients. Based on superior power excellence plans being applied by electrical utilities and in the survey showed by TVPPA, conclusion can be determined that good power feature is an increasing anxiety to the electrical utilities and asks for larger usefulness care of power suppliers have to deal with power transmission quality associated issues on a repetitive basis. Furthermore, these problems are related with all end user types and are created around alike by utilities and clients. [7]

In early 1980's it was found that in France, for telecommunication systems, some transistor based inverters were used separately to provide the best efficiency and reliability and the quasi square wave [8]. These type of inverters were the basic power quality maintainers. By the time passed and researched done to improve the quality of power introduced some other type of power converters and compensation devices.

In late times of 1980's the "Electrical Power Research Institute" expressed the idea of Flexible Alternative Current Transmission System's (FACTS) which consists of different controllers for power electronic control and movement and conduction voltage and alleviate active instabilities [9]. Normally, the basic purposes of FACTS devices are to surge the working ability of power transmission line and to regulate the flow of power. Hingorani and Gyugyi [10] and Hingorani [11], [12] suggested idea of FACTS devices. Edris *et al.* [13] suggested explanations and some terms for various FACTS regulators. Basically till now two categories for recognition of electronical power based FACTS controllers are present: one consists predictable or conventional reactors and thyristor-switched capacitors, and quadrature tap changer transformers, the second one consists gate turn-off (GTO's) thyristor-switched converter for voltage source converters (VSCs). The first category has stemmed in the Static Var Compensators (SVC), the Thyristor- Controlled Series Capacitors (TCSC), and the Thyristor-Controlled Phase Shifters (TCPS) [14], [15]. The second group has made the Static Synchronous Compensators (STATCOM), the Static Synchronous Series Compensators (SSSC), the Unified Power Flow Controllers (UPFC), and (IPFC) the Interline Power Flow Controllers [16 - 19]. The two basic collections of FACTS controller have clearly unlike performance and operating characteristics. The thyristor controlled group consists of reactor and capacitor banks with fast solid-state switches in customary series or in the parallel circuit engagements. The thyristor based switches govern the on and off periods of the reactors and fixed capacitor banks and thus comprehend a flexible reactive impedance. The main thing is that except to losses, they can't interchange the real active power to the system. The Voltage source Converters category of FACTS controllers set works self-commutated DC to AC converters, by means of GTO thyristors, or IGBT's who have ability to produce internally inductive reactive and capacitive power to help transmission line for compensation, lacking the use of capacitors/reactors banks. This type of converters with energy storage devices can also interchange real-power with the system, in adding

to the individually manageable reactive power. This VSC can be used consistently to manage transmission lines impedances, voltage and angle by giving reactive shunt compensations, series compensations, and phase shifts, or to manage directly the reactive power and real-power flow in the line [19]. The research article shows a new structure of secondary voltage control idea which can be helpful to the Slovenian power systems is intended. The Slovenian power system has a maximum load of 1700 MW and contains some 30 generating units. They work as an isolated generating corporations, which would in addition to energy, deal the power systems additional services too. Different isolated power systems regarding to generation, it would be of benefit to comprehend the reactive power control systems improved to the group structure. [9]

2.3 Impact of Task Done

The task of this thesis is to model and simulate a three phase D-STATCOM for power quality enhancement. The modulation scheme to be used is SVPWM. The idea of the process is to control the parameters for the good grade output which is done by D-STATCOM. It is the well-known compensation device for the system to control and make good impact on the system.

CHAPTER 3

INVERTERS AND D-STATCOM

3.1 Introduction

High power electrical drives are one of the most working areas in development and research of power electronics devices for the last decade. As the technology advanced the needs of industrial power increased, which pushed in the development of new converter technologies, new semiconductors for power, and different control technologies. Applications of high power requirement with high power semiconductors e.g IGBT's, IGCT's GTO's also have the currents and voltages at high level. At this series of connected semiconductors converters, it is hard to handle. Due to this difficulty and some other problems multilevel inverters family was introduced.

3.2 Multilevel Inverters (MLI's)

Multilevel voltage source inverters are the growing attention in the engineering in the direction of power conversions at intermediate voltage levels for high power applications [20]. Multilevel power converters are being increasing adopted because of their advantages. The applications can be divided into two basic parts; large motor drives and power systems applications. In the power system applications, there are further two categories which are divided into series and shut connected devices. Some of examples are STATCOM [21], [22], UPFC [23], SVC, SSSC and TCRs etc.

3.2.1 Advantages and Disadvantages of MLI's

The MLI's converters are basically array based power semiconductors and the capacitor based voltage sources which generate stepped output waveforms. The process of commutation of switches in inverters allows the summation of voltage levels of capacitors which reach more high voltage level at output as compared to two level inverters. Some of the interesting features of multilevel level inverters are as follows [24].

- MLI's have lower voltage pressure (stress) on switching device.
- Harmonic distortion is very low at output.
- Distortion in current is very less.
- MLI's operate at low switching frequency.
- Electromagnetic interference is less.

There are more advantages of MLI's which can be studied in literature. Beside advantages, the typical disadvantages of MLI's are the large number of power semiconductor switches to deal with, more capacitors involved, multiple DC sources, DC voltage balancing difficulty problem and the complication of control system.

3.2.2 Basic Operating Diagram of MLI




Figure 3.1 Basic operation diagram of MLI's [24]

In figure 3.1 (a) there are two possible output voltage values i.e 0 and V_c . In figure 3.1 (b) b output voltage can have 3 possible values. i.e. 0, V_c and $2V_c$. In the figure 3.1 (c) we can see that output voltage can have 4 possible states i.e. 0, V_c , $2V_c$, $3V_c$. This process can be extended for more levels. Total number of output voltage level shows the level number of inverter. In the figure 3.1 “ n ” is 2, 3, 4 respectively. If “ n ” is greater than 2 then the inverter is said to be MLI inverter.

3.3 Different Topologies for MLI's

Basically there are three main topologies of MLI's

1. Neutral Point Clamped (NPC) (Diode Clamped) [25]
2. Capacitor Clamped (Flying Capacitors) [27]

3. Cascaded H-Bridge (CHB) [29] [26]

Lai *et al* [30] has described the working of all these topologies and explained the detailed comparison in his work. A short overview of these topologies is also explained below.




Figure 3.2 Three-phase neutral-point-clamped (3L-NPC) converter [46]

3.3.1 Neutral Point Clamped Topology (NPC)

The Neutral-point clamped topology is shown in figure 3.2, it can also be called as a diode clamped topology. In theory for the NPC inverter “ n ” can be any integer value possible. The main known advantage of this kind of topology is that it needs only one DC source as similar to two level inverter. But the number of power converters increase. The figure 3.2 shows the three levels topology. When “ n ” $>$ 3, diodes in the inverter have different values, from $1/(n-1)$ to $(n-2)/(n-1)$ times the V_{dc} . The other main disadvantage of NPC inverters is the fluctuation of its DC-link voltage in capacitors. It becomes a bit difficult to balance DC link voltage when the number of levels are increased as it is shown in the table 3.1.

Table 3.1 The number of components required in NPC topology

Level number	Capacitors no	Switches	Diodes
3	2	12	6
4	3	18	9
5	4	24	12
.	.	.	.
.	.	.	.
.	.	.	.
N	$(n-1)$	$6(n-1)$	$3(n-1)$

3.3.2 Capacitor Clamped Topology




Figure 3.3 Three Levels of capacitor clamped topology [47]

This topology has also second name known as flying capacitor topology. In this topology voltage clamping is done because of flying capacitors at each phase. Figure 3.3 shows the 3-level FC topology. In this topology voltage production is more flexible than the NPC. But this topology also has the voltage balancing problem because of multiple capacitors involved. The highest drawback of this topology is that it needs a huge number of capacitors e.g. for the n-level capacitor clamped inverter needs a least

of $(3n-5)$ independent capacitors. The use of large number of bulky capacitors, most of which need pre-charge circuit, along with the voltage balancing problem of its Capacitors inhibit the industrial use of this topology.

3.3.3 Cascaded H-Bridge Topology (CHB)

In this topology, the H-Bridges are added to each other in every phase to increase the number of levels. The output voltage wave is much better as the number of CHB's increase.




Figure 3.4 Five levels of Cascaded H-Bridge Inverter topology [47]

Figure. 3.4 shows 5-level CHB topology. It involves two alike H-bridges in each phase. In n -level topology, $(n-1)/2$ identical H-Bridges are used in every phase. Identical H-bridges lead to decrease in cost which is a smart feature of this topology. Though, voltage level varies at every bridge. As it has isolated DC link capacitors so this is the big advantage of this topology, it does not have voltage unbalancing problem.

Table 3.2: Comparison of MLI Topologies

Topologies	Diode Clamped	Flying Capacitors	Cascaded H-Bridges
Number of Power semiconductor switches	$2(n-1)$	$2(n-1)$	$2(n-1)$
Number of clamping diodes per phase	$(n-1)(n-2)$	0	0
Number of DC bus/source capacitor	$(n-1)$	$(n-1)$	$(n-1)/2$
Number of balancing capacitors required	0	$(n-1)(n-2)/2$	0
Unbalancing of voltage level	medium	High	low
Use in systems	Motor drive systems, STATCOM	Motor drive systems, STATCOM	Motor drive system, fuel cells, PV, battery systems

3.4 Different Control Techniques for MLI's

Demand for power converters is increasing as the time passes, as of MLI's which are appropriate to high voltage systems, high-power or medium power uses, multilevel converters are drawing the devotion of science researchers. MLI's attain high voltage switching by series of voltage steps with in the rating of electrical power devices. The most significant difficulties in controlling a MLI's is to get a flexible amplitude and sinusoidal output using simple control techniques. Performance of any MLI has an effect on harmonic reduction which depends on switching strategy. In the voltage

source type inverters with multi levels there are different Pulse Width Modulation control structures established and analyzed [2][41].




Figure 3.5 control techniques for MLI's

In the figure 3.5 it can be seen that control techniques can be divided into two basic schemes, PWM and Stepped. Further PWM is divided into open and close loop. Here some of the open loop techniques are discussed which are SPWM, SVPWM, and sigma-delta. SPWM can be divided into two forms, modulating and carrier signal. Multicarrier PWM entails the natural sampling of the reference or the modulation signals with carrier signals, normally triangular type waveforms [31]. Further they can be characterized like this:-

- Alternative phase opposition disposition: (APOD) which needs individually of $(n-1)$ carriers waveforms for “ n ” levels phase wave to be phase moved from alternative by 180 degree alternatively.
- Phase disposition (PD) is almost same to APOD, just carriers are in phase here.
- Hybrid (H) is the combination of disposition techniques and phase shift multicarrier PWM.

- Phase shifted (PS) technique employs all carriers appropriately phase shifted.
- Super imposed carrier (SIC) is like carrier modulation technique, in this just single carrier signal is used and the amplitude is same as PD method.

For modulating signal SPWM can be ordered according to modulating signal into PSPWM (pure sine), DBPWM (dead band) and THIPWM (third harmonic injection).

- PSPWM is widely accepted technique because of sinusoidal output waveform, in this a triangular wave is matched with sinusoidal reference wave known as modulation signal. [32]
- THIPWM is a method to expand the gain of PWM by injecting third harmonic [33]
- Space vector PWM technique has some advantages with respect to reduced motor losses and ease of generation [34]. In multilevel inverters, space vector modulation (SVM) recognizes every switching state in a complex (α, β) plane. Then a reference phasor revolving in the (α, β) space at the central frequency which is sampled in between the switching period, the next adjacent 3 inverter switching states are chosen by the duty cycles calculated. One of the most significant benefits of SVPWM is that it is also appropriate for digital signal processor (DSP). And it also improves DC bus operation, commutation losses reduces, and total harmonic distortion (THD) is very low. SVPWM is discussed in detail in Chapter 4.

3.5 Power Quality Problems

FACTS devices are used for voltage stabilization, power factor improvement, reactive power compensation and harmonic reduction. There are different types of power quality complications which can effect performance or sometimes they can damage the equipment too. Some of the power quality difficulties/problems are as follows.

- Voltage Sag: It can be defined that the reduction of voltage magnitude due to any fault or it can occur due to the variations in inductive load.
- Voltage swell: This type of power quality problem can occur when the capacitors are energized or if the inductive load is disconnected.
- Voltage harmonics: These are the deviations and distortions in the sinusoidal waveforms of the voltage and current, and mostly caused by rectifiers or non-linear loads.
- Voltage unbalance: It is caused by incorrect distributions of single phase loads. Basically it is variation in magnitude and phase angle of voltage in three phase system.

To solve these kind of power quality problems, FACTS devices are used with the power systems. FACTS are represented by group of power electronics devices. These perform same function like transformer tap changer, phase-shift transformers, reactive compensators etc. Basically FACTS devices can be divided into two parts. Older ones were based on thyristor valve and the latest are the VSC's. According to the connection type FACTS devices, there are two categories, series and shunt connection devices [35]. Basic purpose of parallel/shunt devices is to provide reactive power compensation and voltage support to the lines or loads [36].

3.6 Types of Compensation Devices

According to connection, there are two types of devices. Shunt and series connected devices. Series connection devices are (SSSC) Static synchronous series Compensator, (TCSR) Thyristor controlled series reactor, (TCSC) Thyristor controlled series capacitor, (TSSR) Thyristor switched series reactor (TSSC) Thyristor switched series capacitor. Shunt compensation devices are (STATCOM) and (SVC). In this thesis Statcom is used with SVPWM, which is explained in the related chapter.

3.7 D-STATCOM

D-STATCOM is principally a parallel coupled device which is connected near to distribution side to control the variations caused by load. It has overwhelmed the

synchronous condenser because of its lower cost, improved dynamics, operation and maintenance cost is also lower [37]. D-STATCOM provides as well as absorbs reactive power in AC networks. The VSC controls the interchange of reactive power between the AC system and DC voltage device through the leakage reactance of a transformer. The difference between STATCOM and D-STATCOM is that STATCOM is used at the generation level to control reactive power at generation and to provide voltage support, while D-STATCOM is used at the distribution side near load for voltage control and upgrading of the power factor. It is also helpful in eliminating the total harmonic distortions, voltage sags and swells [38]. Furthermore, it can act like a shunt active filter to reduce voltage and current harmonics.




Figure 3.6 Basic structure of D-STATCOM [35]

3.7.1 Components of D-STATCOM

The main components of D-STATCOM are same as the STATCOM. It comprises of a VSC, and a DC source (capacitor or batteries) a filter for reducing the ripples because of switching of power semiconductors, coupling transformer to connect with AC system and the control block for parameters.




Figure 3.7 Schematic Representation of the D-STATCOM [37]

In the figure 3.7 VSC converts the DC voltage of the DC source in to AC output wave form. This voltage is maintained in a specified phase angle and magnitude to generate the required reactive power. DC source in this D-STATCOM is a capacitor. LC filters are added to eliminate the distortions, and harmonics for reducing the ripples because of the switching of the power semiconductors. Coupling transformers are used to synchronize with AC system through reactance. The control block is a part where fault is detected, or a change in system is detected, voltage sag and swell of system.

3.8 Internal Structure of D-STATCOM




Figure 3.8 Internal structure of D-STATCOM

Inside the D-STATCOM there are three parts, first one is the power inverter type, which is Cascaded H-Bridge. In this electrical power system three level H-Bridge is used. Second part is the Control system of D-STATCOM, which is discussed in Section 3.9. And the third part is the SVPWM part.

3.9 Control System of D-STATCOM

The main task of the controller is to detect the variations in the system due to faults or due to the variations in the load. It also works for computation of parameters, voltages, and generation of the pulses for the converter.




Figure 3.9 Control system for D-STATCOM

The three phase a, b, c signals of voltage and current are first converted to two-phase DQ frame system with the abc to dq converter. After conversion V_{abc} gives the magnitude and from the current we get I_d and I_q . Then from the magnitude compared with reference V_{abc} through PI controllers we get I_{q_ref} . And I_{d_ref} is obtained by the computation of V_{dc_ref} and V_{dc} . Then these are used to obtain V_d and V_q . Which is then converted to V_{abc} . Results are shown in Chapter 5.



CHAPTER 4

SPACE VECTOR PULSE WIDTH MODULATION

4.1 Introduction to SVPWM

Space vector pulse width modulation (SVPWM) technique is formerly created as a vector style to the normal pulse width modulation technique for the inverters. SVPWM is an alternate method for obtaining the output voltage, little bit better than the ordinary sinusoidal pulse width modulation technique. Normally SVPWM technique is done by rotating the main reference vector around 360° state diagram. Generally this is divided into six main basic sectors and then the sectors are further divided into small parts which will be discussed in detail in this chapter. SVPWM technique is being widely used for lower number of level of inverters. It is bit hard to implement for higher level because this method is very complex at multilevel due to its highly complex computation and calculations.

4.2 Concept of SVPWM.

SVPWM technique involves a vector moving around with constant amplitude and with constant frequency which is obtained from the three phase sinusoidal inputs. The moving vector is rotated in stationary constant d-q coordinate plane and made to replicate its corresponding three phase rotating vector via d-q (2 phase) frame. This whole process is known as 3 phase to 2 phase coordinate transformation system.

In this study full H-bridge inverter topology consisting of four switches for each phase is used to create three-levels of output voltage waveform. Cascaded h-bridge multilevel inverter contains of sequence networks of “n” full h-bridge topology. Figure 4.1 shows the formation of cascaded multilevel inverter. The total output voltage of multi-

level inverters can be given as in equation 4.1: [39]

$$V_0 = V_{out,1} + V_{out,2} + V_{out,3} + \dots + V_{out,n} \quad (4.1)$$




Figure 4.1 Cascaded multilevel inverter [32]

4.3 Principle of SVPWM

The basic model of a general 3 phase voltage source PWM inverters is presented in Figure. 4.2 there are 6 power switches S1 to S6 which give the output levels. These are measured by the switching variables a, a', b, b', c and c'. First when the upper first transistor is switched to on, i.e., when a, b or c is 1, the equivalent lower second transistor is switched to off condition, i.e., the equivalent a', b' or c' is 0. Therefore, the “off” and the “on” states of the upper transistors S1, S3 and S5 can be used to conclude the output voltages.




Figure 4.2 General three-phase inverter. [45]

The connection between the variable switching vector $[a, b, c]^t$ and the line-to-line voltage vector $[V_{ab} \ V_{bc} \ V_{ca}]^t$ is given in the following:

$$\begin{bmatrix} V_{ab} \\ V_{bc} \\ V_{ca} \end{bmatrix} = V_{dc} \begin{bmatrix} 1 & -1 & 0 \\ 0 & 1 & -1 \\ -1 & 0 & 1 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix} \quad (4.2)$$

Also, the connection between the variable switching vector $[a, b, c]^t$ and the phase-voltage vector $[V_a \ V_b \ V_c]^t$ can be stated below.

$$\begin{bmatrix} V_{an} \\ V_{bn} \\ V_{cn} \end{bmatrix} = \frac{V_{dc}}{3} \begin{bmatrix} 2 & -1 & -1 \\ -1 & 2 & -1 \\ -1 & -1 & 2 \end{bmatrix} \begin{bmatrix} a \\ b \\ c \end{bmatrix} \quad (4.3)$$

As shown in equations 4.2 and 4.3 about the transformation which is corresponding to an orthogonal prediction of $[a, b, c]^t$ on the double dimensional vertical to the vector $[1, 1, 1]^t$ (the corresponding d-q space) in a 3-dimension coordinate system. In the result, 2 zero vectors and 6 non zero vectors are probable. 6 working active voltage (V_1 to V_6) form the border/axes of a hexagonal as portrayed in Fig.4.2. The angle amongst any neighboring 2 non-zero vectors is 60 degrees. In the meantime, 2 zero vectors (V_0 and V_7) are at the beginning/origin and put on “zero” voltage to the load. These 8 vectors are entitled the basic simple space vectors and are represented by V_0 to V_7 .




Figure 4.3 Basic 6 sectors and switching vectors [45]

As illustrated in figure. 4.3, total 8 likely groupings or mixtures of “on and off” arrangements for the 3 upper power device switches and combinations of lower power device switches are totally opposed. According to the above matrixes the 8 switching vectors, give phase voltages(line to neutral) at output, and line voltage according to VDC are predicted in Table 4.1 which displays the 8 voltage vectors of inverter from (v0 – v7).

Table 4.1 Switching vectors, phase voltages and output line to line voltages

Voltage Vectors	Switching Vectors			Line to Neutral Voltage			Line to Line Voltage		
	a	b	C	Van	Vbn	Vcn	Vab	Vbc	Vca
V0	0	0	0	0	0	0	0	0	0
V1	1	0	0	2/3	-1/3	-1/3	1	0	-1
V2	1	1	0	1/3	1/3	-2/3	0	1	-1
V3	0	1	0	-1/3	2/3	-1/3	-1	1	0
V4	0	1	1	-2/3	1/3	1/3	-1	0	1
V5	0	0	1	-1/3	-1/3	2/3	0	-1	1
V6	1	0	1	1/3	-2/3	1/3	1	-1	0
V7	1	1	1	0	0	0	0	0	0

The similar conversion can be implemented on the wanted output voltage to get the required reference/orientation voltage vector V_{ref} in two d-q plane. The task of space vector PWM technique is to estimate the reference/orientation voltage vector V_{ref} using the 8 switching forms. One modest technique of calculation is to produce the middling output of the inverter in short periods, T (time) to be the similar as that of V_{ref} in the short period.

4.4 Steps for Implementation of SVPWM

First of the main step is to generate three phase voltage

Where,

$$V_{REF} = V_a + V_b + V_c \quad (4.4)$$

$$V_a = V_m \sin (\omega t) \quad (4.5)$$

$$V_b = V_m \sin \left(\omega t - \frac{2\pi}{3} \right) \quad (4.6)$$

$$V_c = V_m \sin \left(\omega t + \frac{2\pi}{3} \right) \quad (4.7)$$




Figure 4.4 Relation of (a b c) to d-q frame

In 2 frame coordinate system V_{REF} will be as

$$V_{ref} = V_d + V_q \quad (4.8)$$

Due to this transformation V_{ref} of three phase is directly converted to 2 phase d-q frame as shown in the above figure.

So

$$\begin{aligned} V_d &= V_a + V_b \cos\left(\frac{2\pi}{3}\right) + V_c \cos\left(\frac{4\pi}{3}\right) \\ &= V_a - \left(\frac{1}{2}\right)V_b - \left(\frac{1}{2}\right)V_c \\ &= V_a + \left(\frac{1}{2}\right)V_b \end{aligned}$$

$$= \left(\frac{3}{2}\right) V_a \quad (4.9)$$

$$\begin{aligned} V_q &= V_a \cos\left(\frac{3\pi}{2}\right) + V_b \cos\left(\frac{\pi}{6}\right) + V_c \cos\left(\frac{5\pi}{6}\right) \\ &= 0 - \left(\frac{\sqrt{3}}{2}\right) V_b - \left(\frac{\sqrt{3}}{2}\right) V_c \\ &= \left(\frac{\sqrt{3}}{2}\right) (V_b - V_c) \end{aligned} \quad (4.10)$$

And in Matrix form as,

$$\begin{bmatrix} \vec{V}_d \\ \vec{V}_q \end{bmatrix} = \frac{2}{3} \begin{bmatrix} 1 & -\frac{1}{2} & -\frac{1}{2} \\ 0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2} \\ 0 & 0 & 0 \end{bmatrix} \begin{bmatrix} V_a \\ V_b \\ V_c \end{bmatrix} \quad (4.11)$$

After this V_{ref} magnitude and its respective angle (α) is calculated.

$$\vec{V}_{ref} = \vec{V}_d + j\vec{V}_q = \sqrt{V_d^2 + V_q^2} \quad (4.12)$$

$$\alpha = \tan^{-1} \left(\frac{\vec{V}_q}{\vec{V}_d} \right) \quad (4.13)$$

This “ α ” is used to recognize the sector of in which the orientation voltage vector is moving. This is an important part of SVPWM because according to the sector the corresponding switching sequence and switching time is calculated. The pointing of sector where reference voltage vector is situated is simple because of angle identification. Depending on the reference angle, voltage sectors can be found as per the table given below.

Table 4.2 Estimation of sectors according to rotating vector

Sector no	Degree
i.	$0 < \alpha \leq 60^\circ$
ii.	$60^\circ < \alpha \leq 120^\circ$
iii.	$120^\circ < \alpha \leq 180^\circ$
iv.	$180^\circ < \alpha \leq 240^\circ$
v.	$240^\circ < \alpha \leq 300^\circ$
vi.	$300^\circ < \alpha \leq 360^\circ$

Now next step to determine duration time T1, T2, T0




Figure 4.5 Reference voltage vector as of adjacent vectors in the sector 1

For calculation of switching time in sector 1 is given as follows:

$$\int_0^{T_z} \bar{V}_{ref} = \int_0^{T_1} \bar{V}_1 dt + \int_{T_1}^{T_1+T_2} \bar{V}_2 dt + \int_{T_1+T_2}^{T_z} \bar{V}_0$$

$$\therefore T_z \cdot \bar{V}_{ref} = (T_1 \cdot \bar{V}_1 + T_2 \cdot \bar{V}_2)$$

$$\Rightarrow T_z \cdot |\bar{V}_{ref}| \cdot \begin{bmatrix} \cos \alpha \\ \sin \alpha \end{bmatrix} = T_1 \cdot \frac{2}{3} \cdot V_{dc} \cdot \begin{bmatrix} 1 \\ 0 \end{bmatrix} + T_2 \cdot \frac{2}{3} \cdot V_{dc} \cdot \begin{bmatrix} \cos(\frac{\pi}{3}) \\ \sin(\frac{\pi}{3}) \end{bmatrix} \quad (4.14)$$

(where, $0 \leq \alpha \leq 60^\circ$)

$$\therefore T_1 = T_z \cdot a \cdot \frac{\sin(\frac{\pi}{3}-\alpha)}{\sin(\frac{\pi}{3})} \quad (4.15)$$

$$\therefore T_2 = T_z \cdot a \cdot \frac{\sin(\alpha)}{\sin(\frac{\pi}{3})} \quad (4.16)$$

$$\therefore T_0 = T_z - (T_1 + T_2), \left(\text{where, } T_z = \frac{1}{f_z} \text{ and } a = \frac{|\bar{V}_{ref}|}{\frac{2}{3}V_{dc}} \right) \quad (4.17)$$

For general switching time calculation at any given sector can be given by [42]

$$\begin{aligned} \therefore T_1 &= \frac{\sqrt{3} \cdot T_z \cdot |\bar{V}_{ref}|}{V_{dc}} \left(\sin \frac{\pi}{3} \alpha + \frac{n-1}{3} \pi \right) \\ &= \frac{\sqrt{3} \cdot T_z \cdot |\bar{V}_{ref}|}{V_{dc}} \left(\sin \frac{n}{3} \pi - \alpha \right) \\ &= \frac{\sqrt{3} \cdot T_z \cdot |\bar{V}_{ref}|}{V_{dc}} \left(\sin \frac{n}{3} \pi \cos \alpha - \cos \frac{n}{3} \pi \sin \alpha \right) \end{aligned} \quad (4.18)$$

$$\begin{aligned} \therefore T_2 &= \frac{\sqrt{3} \cdot T_z \cdot |\bar{V}_{ref}|}{V_{dc}} \left(\sin \left(\alpha - \frac{n-1}{3} \pi \right) \right) \\ &= \frac{\sqrt{3} \cdot T_z \cdot |\bar{V}_{ref}|}{V_{dc}} \left(-\cos \alpha \cdot \sin \frac{n-1}{3} \pi + \sin \alpha \cdot \cos \frac{n-1}{3} \pi \right) \end{aligned} \quad (4.19)$$

$$\therefore T_0 = T_z - T_1 - T_2, \left(\text{where, } n = 1 \text{ through } 6 \text{ (that is sector 1 to 6)} \right) \\ 0 \leq \alpha \leq 60^\circ$$

The Space Vectors chosen and the times for switching are planned, the next level stage is to organize probable orders for switching. Normally the switching order scheme for any specified V_{ref} is not specific, but it should meet the main two necessities to reduce the device switching frequency [43].

a) The changeover from one switching value to the succeeding should involve only 2 switches in the same inverter phase/leg, one being switched “ON” and other should be switching “OFF”.

b) The change of V_{ref} stirring from one sector in the space vector plan to the next needs no or least number of switches.

The next step is to conclude the switching time of each transistor (S1 to S6)

Table 4.3 Switching time calculation for sectors.

Sector	Upper switches (S₁, S₃, S₅)	Lower switches (S₄, S₆, S₂)
1	$S_1 = T_1 + T_2 + T_0 / 2$ $S_3 = T_2 + T_0 / 2$ $S_5 = T_0 / 2$	$S_4 = T_0 / 2$ $S_6 = T_1 + T_0 / 2$ $S_2 = T_1 + T_2 + T_0 / 2$
2	$S_1 = T_1 + T_0 / 2$ $S_3 = T_1 + T_2 + T_0 / 2$ $S_5 = T_0 / 2$	$S_4 = T_2 + T_0 / 2$ $S_6 = T_0 / 2$ $S_2 = T_1 + T_2 + T_0 / 2$
3	$S_1 = T_0 / 2$ $S_3 = T_1 + T_2 + T_0 / 2$ $S_5 = T_2 + T_0 / 2$	$S_4 = T_1 + T_2 + T_0 / 2$ $S_6 = T_0 / 2$ $S_2 = T_1 + T_0 / 2$
4	$S_1 = T_0 / 2$ $S_3 = T_1 + T_0 / 2$ $S_5 = T_1 + T_2 + T_0 / 2$	$S_4 = T_1 + T_2 + T_0 / 2$ $S_6 = T_2 + T_0 / 2$ $S_2 = T_0 / 2$
5	$S_1 = T_2 + T_0 / 2$ $S_3 = T_0 / 2$ $S_5 = T_1 + T_2 + T_0 / 2$	$S_4 = T_1 + T_0 / 2$ $S_6 = T_1 + T_2 + T_0 / 2$ $S_2 = T_0 / 2$
6	$S_1 = T_1 + T_2 + T_0 / 2$ $S_3 = T_0 / 2$ $S_5 = T_1 + T_0 / 2$	$S_4 = T_0 / 2$ $S_6 = T_1 + T_2 + T_0 / 2$ $S_2 = T_2 + T_0 / 2$

Single phase cascaded multi-level converter topologies are generally described as below.




Figure 4.6 Single phase cascaded 3 level (a), 5 level (b), 7 level (c) inverter topologies respectively.[40]

Three phase of cascaded H Bridge inverter topology is shown below in figure 4.6




Figure 4.7 Three phase Cascaded H Bridge [40]

The basis six sectors are from V1 to V6 are always same in any number of levels. The difference in levels brings in the complexity of switching vectors. As the number of switching state vectors increase the difficulty level of implementation in SVPWM increases. Locating a V_{ref} voltage vector in increasing number of levels is difficult. We can estimate the switching vectors by (n^3) . Where “n” is the number of levels. [44] [45]

E.g. For 2 levels SVPWM we will have $(2^3) = 8$ switching states.

For 3 levels SVPWM we will have $(3^3) = 27$ switching states.

For 5 levels SVPWM we will have $(5^3) = 125$ switching states.




Figure 4.8 Basis switching states of 3 level SVPWM

Calculation of switching time interval is same like 2 levels of SVPWM.

In the figure above we have 27 number of switching states ($3^3=27$). Vector V_7 , V_{26} and V_{27} are at origin with zero magnitude.

The general representation of space voltage vectors can be expressed as shown in fig 4.8.




Figure 4.9 The general diagram of multi-level Space Voltage vector

CHAPTER 5

CASE STUDIES AND SIMULATION RESULTS

5.1 Simulation Model

The modulation and simulation of the power system has been implemented using a computer software. Firstly three phase generation system is made with the help of programmable voltage source and it is connected with the three wire transmission system which has been connected to the load. Between the generation of power and the load, a transformer is connected with D-STATCOM, for the power flow control. The total number of three busses are used. The whole simulation model is shown in figure 5.1.




Figure 5.1 Main simulation model of system

5.2 D-STATCOM Analysis and Behavior

In this case study results are analyzed while reference voltage is kept at 1pu and V_{dc} is at 2600. These are the rated values of the system. Set points variations for the programmable voltage source are between 0 - 10%.




Figure 5.2 Voltage and Current of D-STATCOM

Figure 5.2 shows the phase A voltage and variation of current of the D-STATCOM. In this test the load is kept at constant value so that there should be no effect on the system by the variation of load. To check D-STATCOM behavior some step changes to the voltage are applied at the generator side and they are between 0 to 10%. V_{ref} and the voltage at B3 are initially set at 1pu, so that there should be no difference and D-STATCOM should not react to the system. When the step change is applied at 0.1s as an increment in per unit value, D-STATCOM detects the difference to the reference and performs accordingly, which is shown in the figure 5.3.




Figure 5.3 Id and Iq (ref) and P, Q (MVAR) injected

From Figure 5.3, it can be seen that when the system generation and reference voltage are same there is no interaction of D-STATCOM. But at time $t=0.1s$ when the generation voltage is increased from the reference voltage the D-STATCOM reacts by absorbing the reactive power to keep it stable. Until voltage of source is more than reference voltage, D-STATCOM keeps absorbing the reactive power. As it can be seen that during the absorption of reactive power Id and Iqref are negative and the injected power Q is in positive nearly to the +2.5MVAR. When the system voltage is set under the reference voltage at $t=0.15$ it can be seen that Id and Iq change from negative to positive. This explains that system needs reactive power to maintain Vref at 1pu value. The reactive power also changes and value is nearly -2.5MVAR.




Figure 5.4 (a) P, Q of Bus 3 (b) Voltage of Bus 1 and Bus 3

Figure 5.4 shows the parameter Bus 3 which is connected to the load. It is shown that the power at the Bus 3 is almost stable due to the correction of D-STATCOM. The second graph shows the voltage of Bus 1 compared to the voltage of Bus 3. As it was stated in the figure 5.4 that the voltage levels were set to be 1pu it can be seen in the figure 5.4 that Bus 1 and Bus 3 start at 1pu.




Figure 5.5 (a) Modulation index (b) Vdc of system =2600

Figure 5.5 shows the variation in modulation index with respect to time. It can be seen during the increment of source voltage from $t = 0.1$ to $t=0.15$ the modulation index decreases. And when the source voltage decreases from set value the modulation index increases. Vdc is set to be at 2600V and it can be seen almost stable.

Figure 5.6 shows the five levels of line to neutral (phase) voltage of space vector pulse width modulation based output of D-STATCOM.




Figure 5.6 (a) Line-to-neutral voltage of SVPWM (b) THD of line to neutral voltage of SPVWM

Figure 5.7 shows the three levels of Line to line voltage of the SVPWM output and its THD.




Figure 5.7 (a) three level line to line voltage of SVPWM (b) THD for line to line voltage

5.3 Case study 1: Behavior of system without D-Statcom

Figure 5.8 shows the test of simulation without D-STATCOM. In this test D-Statcom is bypassed to analyze the response of system at Bus 3 on distribution side,




Figure 5.8 System when D-statcom is bypassed

In figure 5.8 V_{ref} is as usual set to 1pu and V_{dc} is 2600v and small step changes are applied at generation side to check the behavior at distribution side.




Figure 5.9 (a) Voltage and current of D-STATCOM (b) I_q and I_q (ref) of D-STATCOM (c) P, Q of the D-STATCOM

In Figure 5.9 (a) it can be seen that when there is no compensation device connected then there is no current flow in the D-STATCOM. Pink line shows that there is no

current flow. In Figure 5.9 (b) and (c) graphs I_d and I_q (ref) and the injected Power Q of D-STATCOM are at zero, because compensation device is bypassed.




Figure 5.10 (a) Bus_3 P, Q (Mvar) (b) Comparison of Bus 1 Voltage and Bus 3 (c) Modulation index

Figure 5.10 (a) and (b) shows that system response is not good, it has big variations. Power P, Q at bus 3 is not stable because system has no compensation device. The last graph shows the modulation index which is also below the level.

5.4 Case Study 2: When Vref is more than 1pu




Figure 5.11 voltage and current of Statcom at $V_{ref} > 1pu$

In figure 5.11 Voltage and current are shown. As we can see that in this figure statcom is operating from the start. But in figure 5.2 at $t=0.02s$ statcom current was close to zero, because V_{ref} was (1) equal to the per unit value. So Statcom did not react to absorb or to provide power. Here in this case study the set points from $t=0$ to $t=0.1$ are set to 1pu, but as we increased the V_{ref} 09% from 1pu the statcom detects the difference and compensates.




Figure 5.12 (a) Id and Iq pu of D-statcom (b) P, Q of D-statcom

Figure 5.12 shows that up to $t=0.1$ s Id and Iq are at 1pu value because of difference in generating set point and given Vref. At $t=0.15$ s when the set point value is increased 06% from 1pu we can observe that the difference decreased between Vref and set point. When the difference is low D-STATCOM generates less reactive power and id and iq comes close to zero from 1pu value. At $t=0.25$ when the difference in set point at generation side and the given Vref are same to each other, the Id and Iq ref are at zero. Actually here from $t=0.25$ to $t=0.3$ Vref and generation set point are equal, so D-statcom neither absorbs nor provides the reactive power which can be seen in the graph b. As it can be seen that the Q is in negative from the start which means D-statcom is continuously generating the Reactive power.




Figure 5.13 (a) power P and Q of Bus 3 (b) voltage comparison to Bus 1 and Bus 3
(c) Modulation index (d) Vdc with respect to time

Figure 5.13 (a) shows that the system is working properly in stable mode, even when V_{ref} is increased from 1pu value. The variations in the graph are not so different the normal working D-STATCOM. Figure 5.13(b) shows the voltages of bus 1 and bus 3 which are nearly same after the compensation. Figure 5.13 (c) shows the modulation index. Modulation index increases in capacitive mode as compared to inductive mode. Figure 5.13(d) shows the Vdc with respect to time.

5.5 Case study 3: When Vref is less than 1 pu




Figure 5.14 Voltage and Current at $V_{ref} > 1$

Figure 5.14, it can be seen that from $t=0$ s to $t=0.15$ s current of statcom is almost at 1 pu. The reason for this is that from $t=0$ to $t=0.1$ source is at 1 pu but V_{ref} is below 1 with difference of 06% which means from the start D-STATCOM is absorbing the reactive power and is in inductive mode.




Figure 5.15 (a) I_d and I_q (b) Power P , Q (Mvar)

Figure 5.15 shows that from the beginning D-STATCOM is in inductive mode and absorbing the reactive power until $t=0.15$ s. At $t=0.15$ when set point also decreases from 1 pu and it is close to V_{ref} the D-STATCOM starts decreasing the absorption until V_{ref} and set point are equal.




Figure 5.16 (a) Id and Iqref at $V_{ref} < 1$ (b) P, Q (Mvar)

Figure 5.16 it can be seen that $t=0.3$ D-STATCOM starts going towards the capacitive mode and the reactive power Q starts coming down from almost +3MVAR and goes up to -1MVAR.




Figure 5.17(a) Power P, Q of Bus 3 (b) Voltage of Bus 1 and 3

Figure 5.17 (a) and (b) shows power of bus 3 and the voltage of Bus1 and Bus3.




Figure 5.18 (a) Modulation index (b) Vdc

Figure shows the variation of modulation index with respect to time which is low at start, because source set point is already greater than V_{ref} , from $t=0.3$ to $t=0.35$ index increases a bit because set point and V_{ref} are close to each other (below 1).

5.6 Case study 4: When Vdc is changed from nominal voltage (2900v)




Figure 5.19 (a) Voltage and Current of D-STATCOM (b) I_d and I_q ref (pu) (c) Power P, Q (MVAR)

Figure 5.19 explains the effect of change in voltage level of DC power. It can be seen that all the results are almost the same as in the normal operation of D-STATCOM. In

the Figure 5.20 it can be seen that all the other parameters are at good level and are almost same and D-statcom is performing ok. The only thing which is changed is the DC voltage source level.




Figure 5.20 (a) P, Q of bus 3. (b) Voltage of bus1 and bus 3 (c) Modulation index (d) Vdc= 2900v

5.7 Case Study 5: Single phase to ground fault

Another case study was done to observe the effect of D-statcom on the power system. The figure below 5.21 shows the voltage and current of the D-Statcom. Blue line is the voltage level, and at $t=0.05s$ a single phase to ground fault was created up to $t=0.12s$. It can be seen that from the applied time based fault, voltage level is down to 0 (zero). After the fault time is finished voltage is recovered to 1pu. In the second part of figure current should be almost zero up to $t=0.1s$ in normal conditions if there is no problem, but instead of zero the compensation device starts reacting to the voltage change. The other two phases were working ok so the D-statcom fluctuates the reactive power because of lack of phase A.




Figure 5.21(a) Voltage and current (b) Current Statcom

Figure 5.22 we can see that I_d and I_q ref are fluctuating from $t=0.05s$ to $t=0.12s$, because of one phase which is in fault condition at the said time. In normal conditions this should be working according to the set points of generation. But here in the second part it can be seen that pink line is below zero level. Which explains that D-STATCOM is working in capacitive mode, because of lack of voltage level at generation side.




Figure 5.22 (a) I_d and I_q (pu), (b) Power P , Q (MVA)

Figure 5.23 shows that a phase during the fault time effects the power at bus 3 on load side. Voltage level of Bus 1 and Bus 3 from $t=0.05s$ to $t=0.12s$ has more difference than each other. In the modulation index graph, during the fault time we can see the effect of fault, index almost reaches to 1. Due to this fault V_{dc} is also not stable.




Figure 5.23 (a) P , Q bus 3 (b) Voltage bus 1 and bus 3 (c) Modulation index (d) V_{dc}

5.8 Case Study 6: Three phase to ground fault

The next case study was done by creating the three phase fault. The fault time was same as in above test. We can see in the figure 5.24 that voltage is 0 between $t=0.05s$ to $t=0.12s$. But in the Figure 5.24 (b) we can see that there is current flow in the D-STATCOM.




Figure 5.24 (a) Voltage and Current D-STATCOM (b) I_a D-STATCOM

Figure 5.25 (a) we can see that I_q and I_q ref are at 1pu level and when the fault time ends, D-STATCOM starts working as normal device. In Figure 5.25 (b) P, Q of D-STATCOM are at same level 0, because of all three phases down to ground.




Figure 5.25 (a) I_d and I_q ref (pu). (b) Power P, Q (MVAR)

Figure 5.26 shows the effect of all three phases down to ground, in (a) we can see that when the fault time starts the Bus 3 power P and Q both come down to zero. And after the time ends both powers are restored. Which means that compensation device is working properly. In Figure 5.26 (b) we can see when fault occurs the pink line which is related to bus 3 goes down. But the Bus 1 voltage is almost at the same position. This is because the fault is at D-STATCOM Bus, which will not affect Bus 1.




Figure 5.26 (a) Power P, Q bus 3 (b) Voltage bus 1 and bus 3 (c) Modulation index (d) Vdc

In Figure 5.26 (c) we can see that the modulation index varies during the three phase fault time. Which can be seen that it has gone down and nearly to zero during the whole time. As the modulation index is effected Vdc voltage level also decreases to a small value with respect to time.

CHAPTER 6

CONCLUSION AND FUTURE WORK

6.1 Description of conclusion

The work done in this thesis is to enhance the power quality of the power system with D-STATCOM. When the load varies, it creates some instabilities in transmission system which can damage both generation and distribution side. To overcome this problem a D-STATCOM is added to the power system in parallel. D-STATCOM reacts to the changes in the desired quality and work for the stabilization of the power system by providing or by absorbing the reactive power.

Study on case 1 was done without the connection of D-statcom which clearly showed at Bus 3 that the system is very unstable and dangerous for generation and load units. When the load is varied the power quality is compromised without any compensation device. Then in second case reference voltage was changed above the 1pu and then the system performance was observed. It can be concluded that D-STATCOM reaction time is very good and one other quality of D-STATCOM is that it can absorb as well as provide the reactive power. In the second case as V_{ref} is more then set point 1pu so it works in capacitive mode and generates the reactive power. By operating in capacitive mode it stabilizes the system power quality.

Case study 3 explains the compensators behavior when the V_{ref} is set below the nominal 1pu value. Which means that the system has some extra power and the compensator has to absorb it. From the start D-STATCOM is in inductive mode and keeps absorbing extra power until a change occurs. In the next case 4 all the other parameters were set to the nominal value and change was made in DC voltage. In this case it can be concluded that changing the V_{dc} value does not affect the working of D-STATCOM while absorbing or generating the reactive power. If D-STATCOM is

in inductive or in capacitive mode, it will keep operating according to the generation and V_{ref} , independent of V_{dc} .

In the case study 5 a single phase to ground fault has been applied to observe the performance of D-STATCOM. In the results it can be seen that during the fault time also, D-STATCOM performs fairly good. It tries to accommodate the fault currents by reacting accordingly. It generates the reactive power to adjust the fault in the line. In the last case study a three phase fault has been applied and the results taught that during the three phase fault there is no power flow in D-STATCOM.

6.2 Ideas for future work

In the future some other ideas can be tested to observe and study the power quality.

Firstly modulation scheme can be combined to any other modulation scheme to observe the performance for a hybrid modulated system.

In this work 3 level SVPWM has been done and in future the number of levels can be increased for multiple voltage levels.

Different type of control techniques can be tried and studied to get improved power quality.

Some other compensation devices can be combined to observe the behavior of system.

REFERENCES

- [1] Hingorani N.G.,(1988) “High Power Electronics and Flexible AC Transmission System,” *IEEE Power Engineering Review*, vol. 7, pp. 3-4.
- [2] Parizad A., Kalantar M., Khazali A, (2009) “Application of HSA and GA in Optimal Placement of FACTS Devices Considering Voltage Stability and Losses,” *International Conference on Electric Power and Energy Conversion Systems*, pp. 1-7.
- [3] V.P. Rajderkar, V.K. Chandrakar, (2009)“Comparison of Series FACTS Devices via Optimal Location in a Power System for Congestion Management,” pp. 1-5.
- [4] Iraj Kheirizad, Amir Mohammadi, Mohammad Hadi Varahram, (2008) “A Novel Algorithm for Optimal Location of FACTS Devices in Power System Planning,” *Journal of Electrical Engineering & Technology*, **Vol. 3**, pp. 177-183.
- [5] Zhang W., Li F., Tolbert L. M., (2006) “Optimal Allocation of Shunt Dynamic Var Source SVC and STATCOM,”: A Survey, Department of Electrical and Computer Engineering, the University of Tennessee, Knoxville, pp. 1-6.
- [6] Quality of Power in the Electronics Age by John Douglas *EPRI journal* 1985, *IEEE Power Engineering Review* March 1986.
- [7] J.I. Herrera; J.L. Thompson ; J. Lancaster ; R.K. Adams ; W.J. Ray (1989) Overview of TVA power distributor's awareness of and concerns for power quality issues.
- [8] C.R. Poirson Cit-Alcatel, Paris. (1978) Transistor Inverters for Telecommunication Systems.
- [9] G.Ramana1, B. V. Sanker Ram. (2014) Power System Stability Improvement Using Facts with Expert Systems.
- [10] N. G. Hingorani and L. Gyugyi, Understanding FACTS (2000) Concepts and Technology of Flexible AC Transmission Systems. *New York: IEEE Press*.

- [11] N. G. Hingorani, (1991)“FACTS-Flexible AC Transmission System”, Proceedings of 5th International Conference on AC and DC Power Transmission-*IEE Conference Publication 345*, pp. 1–7.
- [12] N. G. Hingorani, (1988) “High Power Electronics and Flexible AC Transmission System”, *IEEE Power Engineering Review*.
- [13] P. S. Rao and I. Sen, (1998) “A QFT-Based Robust SVC Controller for Improving the Dynamic Stability of Power Systems”, *Electric Power Systems Research*, pp. 213–219.
- [14] IEEE Power Engineering Society (1995), FACTS overview. IEEE Special Publication 95TP108.
- [15] IEEE Power Engineering Society (1996), FACTS Applications. IEEE Special Publication.
- [16] I. A. Erinmez and A. M. Foss,(1999),Static synchronous Compensator (STATCOM). Working Group 14.19, CIGRE Study Committee 14, Document No. 144.
- [17] CIGRE Task Force 14-27 (1998), Unified Power Flow Controller. CIGRE Technical Brochure.
- [18] R. M. Mathur and R. S. Basati, (2002) Thyristor-Based FACTS Controllers for Electrical Transmission Systems. *IEEE Press Series in Power Engineering*.
- [19] Yong Hua Song and Allan T. Johns, (1999) Flexible AC Transmission Systems (FACTS). London, UK: IEE Press.
- [20] W. Bin,(2006) High-power converters and AC drives. New Jersey: John Wiley & Sons, first ed.
- [21] W. Min, J. Min, and J. Choi,(1999) “Control of statcom using cascade multilevel inverter for high power application,” Proceedings of the IEEE International Conference on Power Electronics and Drive Systems. vol. 2, pp. 871 – 876.
- [22] C. Lee, J. Leung, S. Hui, and H.-H. Chung, (2003) “Circuit-level comparison of statcom technologies,” *IEEE Transactions on Power Electronics*, vol. 18, pp. 1084 – 1092.
- [23] J. Wang and F. Peng, (2004)“Unified power flow controller using the cascade multilevel Inverter,” *IEEE Transactions on Power Electronics*, vol. 19, pp. 1077 – 1084.

- [24] J. Rodriguez, J. S. Lai, and F. Z. Peng, (2002) "Multilevel inverters: a survey of topologies, controls, and applications," *IEEE Transactions on Industrial Electronics*, vol. 49, pp. 724 – 738.
- [25] A. Nabae, I. Takahashi, and H. Akagi, (1981) "A new neutral-point clamped PWM inverter," *IEEE Trans. Ind. Application*, vol. IA-17, p. 518523.
- [26] P. Hammond,(1997) "A new approach to enhance power quality for medium voltage ac drives," *IEEE Trans. Ind. Application.*, vol. 33, p. 202 208.
- [27] C. Hochgraf, R. Lasseter, D. Divan, and T. A. Lipo,(1994) "Comparison of multilevel inverters for static var compensation," *IEEE Conf. Ind. Application*. 921 928.
- [28] T. A. Meynard and H. Foch, (1992)"Multilevel conversion: High voltage chopper and voltage-source inverters," in *Proc. IEEE PESC* , pp. 397 – 403.
- [29] F. Z. Peng, J. McKeever, and D. Adams,(1998) "A power line conditioner using cascade multilevel inverters for distribution systems," *IEEE Transactions on Industry Applications*, vol. 34, pp. 1293 – 1298.
- [30] J. S. Lai and F. Z. Peng,(1996) "Multilevel converters - a new breed of power converters," *IEEE Trans. Ind. Application*, vol. 32, pp. 509 – 517.
- [31] Agelidis, V.G.; Calais,(1998) M. Application specific harmonic performance evaluation of multilevel Carrier PWM techniques", *Power Electronics Specialists Conference*, pp. 172 -178 v01.1
- [32] B.Moklytzki (1996) "Pulse Width Modulated inverters for A.C. Motor Drives", *IEEE Trans*, IGA-3. pp 493-503.
- [33] R. Bonen, R. S. Wu, (1985)"Improved three phase pulse width modulator for over modulation", *IEEE Trans.*, Ind. Appl., vol. IA-20, no. 5. pp. 1224-1228.
- [34] Handley, P.G.; Boys, J.T (1991) "Space vector modulation: an engineering the review", *Power Electronics and Variable-Speed Drives, International Conference*, pp. 87 -91
- [35] K. R. Padiyar,(2007) *FACTS Controllers in Power Transmission and Distribution*, New Age International.
- [36] X.-P. Zhang, C. Rehtanz, B. Pal, *Flexible AC Transmission Systems: Modelling and Control*, Springer, 2006, Berlin
- [37] Rani, Rodda Shobha; Jyothi, B.,(2011) "VSC Based D-STATCOM & Pulse-Width Modulation for Power Quality Improvement", *International Journal of Engineering Trends and Technology*, Vol. 2, pp. 38-41.

- [38] Ghosh, Arindam; Ledwich, Gerard,(2003) “Load Compensating D-STATCOM in Weak AC Systems”, *IEEE Transactions on Power Delivery*, Vol. 18, pp. 1302–1309.
- [39] Ebrahim Babaei, Seyed Hossein Hosseini.(2009) New cascaded multilevel inverter topology with minimum number of switches. *Energy Conversion and Management* Volume 50, Issue 11, Pages 2761–2767.
- [40] M. Valan Rajkumar, P.S. Manoharan,(2013). A. Ravi. Simulation and an experimental investigation of SVPWM technique on a multilevel voltage source inverter for photovoltaic systems.
- [41] Ilhami Colak, Ersan Kabalci, Ramazan Bayindir (2014). Review of multilevel voltage source inverter topologies and control schemes.
- [42] S. Manivannan, K. Senthilnathan, P. Selvabharathi, K.Rajalashmi (2014). A Comparative Study of Different Approaches Presents in Two Level Space Vector Pulse Width Modulated Three Phase Voltage Source Inverters *International Journal of Emerging Engineering Research and Technology* Volume 2, Issue 5, PP 1-18
- [43] Bin Wu (1995) “High-Power Converters and AC Drives”, *IEEE Press*, Wiley-Inter science. pp. 95-117.
- [44] Amit Kumar Gupta (B. Eng. iit-roorkee, india)(2015). Space vector pulse width modulation for multilevel inverters and solutions to modulation dependent problems.
- [45] Jin-Woo Jung(2005) Space Vector Pwm Inverter ,The Ohio State University.
- [46] Hafiz Abu Bakar Siddique ; Abishek R. Lakshminarasimhan ; Charles I. Odeh ; Rik W. De Doncker(2015). Comparison of modular multilevel and neutral-point-clamped converters for medium-voltage grid-connected applications.